C8051F060/1/2/3/4/5/6/7

## 8K ISP FLASH MCU Family

## SILICON LABS

## Analog Peripherals

## - Two 16-Bit SAR ADCs

- 16-bit resolution
- $\pm 0.75$ LSB INL, guaranteed no missing codes
- Programmable throughput up to 1 Msps
- Operate as two single-ended or one differential converter
- Direct memory access; data stored in RAM without software overhead
- Data-dependent windowed interrupt generator
- 10-bit SAR ADC (C8051F060/1/2/3)
- Programmable throughput up to 200 ksps
- 8 external inputs, single-ended or differential
- Built-in temperature sensor
- Two 12-bit DACs (C8051F060/1/2/3)
- Can synchronize outputs to timers for jitter-free waveform generation
- Three Analog Comparators
- Programmable hysteresis/response time
- Voltage Reference
- Precision VDD Monitor/Brown-Out Detector

On-Chip JTAG Debug \& Boundary Scan

- On-chip debug circuitry facilitates full-speed, nonintrusive in-circuit/in-system debugging
- Provides breakpoints, single-stepping, watchpoints, stack monitor; inspect/modify memory and registers
- Superior performance to emulation systems using ICE-chips, target pods, and sockets
- IEEE1149.1 compliant boundary scan
- Complete development kit

High Speed $8051 \mu \mathrm{C}$ Core

- Pipelined instruction architecture; executes 70\% of instruction set in 1 or 2 system clocks
- Up to 25 MIPS throughput with 25 MHz clock
- Flexible Interrupt sources


## Memory

- 4352 Bytes internal data RAM ( $4 \mathrm{k}+256$ )
- 64 kB (C8051F060/1/2/3/4/5), 32 kB (C8051F066/7) Flash; In-system programmable in 512-byte sectors
- External 64 kB data memory interface with multiplexed and non-multiplexed modes (C8051F060/2/ 4/6)
Digital Peripherals
- 59 general purpose I/O pins (C8051F060/2/4/6)
- 24 general purpose I/O pins (C8051F061/3/5/7)
- Bosch Controller Area Network (CAN 2.0B C8051F060/1/2/3)
- Hardware SMBus ${ }^{\text {TM }}$ (I2C ${ }^{\text {TM }}$ Compatible), SPI ${ }^{\text {TM }}$, and two UART serial ports available concurrently
- Programmable 16-bit counter/timer array with 6 capture/compare modules
- 5 general purpose 16 -bit counter/timers
- Dedicated watchdog timer; bi-directional reset pin


## Clock Sources

Internal calibrated precision oscillator: 24.5 MHz External oscillator: Crystal, RC, C, or clock
Supply Voltage $\qquad$ 2.7 to 3.6 V

Multiple power saving sleep and shutdown modes
100-Pin and 64-Pin TQFP Packages Available Temperature Range: -40 to $+85{ }^{\circ} \mathrm{C}$


C8051F060/1/2/3/4/5/6/7

## C8051F060/1/2/3/4/5/6/7

## Table of Contents

1. System Overview ..... 19
1.1. CIP-51 ${ }^{\text {TM }}$ Microcontroller Core ..... 25
1.1.1. Fully 8051 Compatible ..... 25
1.1.2. Improved Throughput ..... 25
1.1.3. Additional Features ..... 26
1.2. On-Chip Memory ..... 27
1.3. JTAG Debug and Boundary Scan ..... 28
1.4. Programmable Digital I/O and Crossbar ..... 29
1.5. Programmable Counter Array ..... 30
1.6. Controller Area Network ..... 31
1.7. Serial Ports ..... 32
1.8. 16-Bit Analog to Digital Converters ..... 33
1.9. 10-Bit Analog to Digital Converter ..... 34
1.10.12-bit Digital to Analog Converters ..... 35
1.11.Analog Comparators ..... 36
2. Absolute Maximum Ratings ..... 37
3. Global DC Electrical Characteristics ..... 38
4. Pinout and Package Definitions ..... 39
5. 16-Bit ADCs (ADC0 and ADC1) ..... 51
5.1. Single-Ended or Differential Operation ..... 52
5.1.1. Pseudo-Differential Inputs ..... 52
5.2. Voltage Reference ..... 53
5.3. ADC Modes of Operation ..... 54
5.3.1. Starting a Conversion ..... 54
5.3.2. Tracking Modes. ..... 54
5.3.3. Settling Time Requirements ..... 56
5.4. Calibration ..... 66
5.5. ADCO Programmable Window Detector ..... 69
6. Direct Memory Access Interface (DMA0) ..... 75
6.1. Writing to the Instruction Buffer ..... 75
6.2. DMAO Instruction Format ..... 76
6.3. XRAM Addressing and Setup ..... 76
6.4. Instruction Execution in Mode 0 ..... 77
6.5. Instruction Execution in Mode 1 ..... 78
6.6. Interrupt Sources ..... 79
6.7. Data Buffer Overflow Warnings and Errors ..... 79
7. 10-Bit ADC (ADC2, C8051F060/1/2/3) ..... 87
7.1. Analog Multiplexer ..... 88
7.2. Modes of Operation ..... 89
7.2.1. Starting a Conversion ..... 89
7.2.2. Tracking Modes ..... 90
7.2.3. Settling Time Requirements ..... 91

## C8051F060/1/2/3/4/5/6/7

7.3. Programmable Window Detector ..... 97
7.3.1. Window Detector In Single-Ended Mode ..... 99
7.3.2. Window Detector In Differential Mode ..... 100
8. DACs, 12-Bit Voltage Mode (DAC0 and DAC1, C8051F060/1/2/3) ..... 103
8.1. DAC Output Scheduling ..... 104
8.1.1. Update Output On-Demand ..... 104
8.1.2. Update Output Based on Timer Overflow ..... 104
8.2. DAC Output Scaling/Justification ..... 104
9. Voltage Reference 2 (C8051F060/2) ..... 111
10. Voltage Reference 2 (C8051F061/3) ..... 113
11. Voltage Reference 2 (C8051F064/5/6/7) ..... 115
12. Comparators ..... 117
12.1.Comparator Inputs ..... 119
13. CIP-51 Microcontroller ..... 123
13.1.Instruction Set ..... 125
13.1.1.Instruction and CPU Timing ..... 125
13.1.2.MOVX Instruction and Program Memory ..... 125
13.2.Memory Organization ..... 130
13.2.1.Program Memory ..... 130
13.2.2.Data Memory ..... 131
13.2.3.General Purpose Registers ..... 131
13.2.4.Bit Addressable Locations ..... 131
13.2.5.Stack ..... 131
13.2.6.Special Function Registers ..... 132
13.2.6.1.SFR Paging ..... 132
13.2.6.2.Interrupts and SFR Paging ..... 132
13.2.6.3.SFR Page Stack Example ..... 134
13.2.7.Register Descriptions ..... 148
13.3.Interrupt Handler ..... 151
13.3.1.MCU Interrupt Sources and Vectors ..... 151
13.3.2.External Interrupts ..... 151
13.3.3.Interrupt Priorities ..... 153
13.3.4.Interrupt Latency ..... 153
13.3.5. Interrupt Register Descriptions ..... 154
13.4.Power Management Modes ..... 160
13.4.1.Idle Mode ..... 160
13.4.2.Stop Mode ..... 161
14. Reset Sources ..... 163
14.1.Power-on Reset ..... 164
14.2.Power-fail Reset ..... 164
14.3.External Reset ..... 164
14.4.Missing Clock Detector Reset ..... 165
14.5.Comparator0 Reset ..... 165
14.6.External CNVSTR2 Pin Reset ..... 165
14.7.Watchdog Timer Reset ..... 165

## C8051F060/1/2/3/4/5/6/7

14.7.1.Enable/Reset WDT ..... 166
14.7.2. Disable WDT ..... 166
14.7.3.Disable WDT Lockout ..... 166
14.7.4.Setting WDT Interval ..... 166
15. Oscillators ..... 171
15.1.Programmable Internal Oscillator ..... 171
15.2.External Oscillator Drive Circuit ..... 173
15.3.System Clock Selection ..... 173
15.4.External Crystal Example ..... 175
15.5.External RC Example ..... 175
15.6.External Capacitor Example ..... 175
16. Flash Memory ..... 177
16.1.Programming The Flash Memory ..... 177
16.2.Non-volatile Data Storage ..... 178
16.3.Security Options ..... 179
16.3.1.Summary of Flash Security Options ..... 183
17. External Data Memory Interface and On-Chip XRAM ..... 187
17.1.Accessing XRAM ..... 187
17.1.1.16-Bit MOVX Example ..... 187
17.1.2.8-Bit MOVX Example ..... 187
17.2.Configuring the External Memory Interface. ..... 188
17.3.Port Selection and Configuration ..... 188
17.4.Multiplexed and Non-multiplexed Selection ..... 190
17.4.1.Multiplexed Configuration ..... 190
17.4.2.Non-multiplexed Configuration ..... 191
17.5.Memory Mode Selection ..... 192
17.5.1.Internal XRAM Only ..... 192
17.5.2.Split Mode without Bank Select ..... 192
17.5.3.Split Mode with Bank Select ..... 193
17.5.4.External Only ..... 193
17.6.Timing ..... 194
17.6.1.Non-multiplexed Mode ..... 196
17.6.1.1.16-bit MOVX: EMIOCF[4:2] = '101', '110', or '111' ..... 196
17.6.1.2.8-bit MOVX without Bank Select: EMIOCF[4:2] = '101' or '111'. ..... 197
17.6.1.3.8-bit MOVX with Bank Select: EMIOCF[4:2] = '110' ..... 198
17.6.2.Multiplexed Mode ..... 199
17.6.2.1.16-bit MOVX: EMIOCF[4:2] = ‘001’, ‘010’, or ‘011’ ..... 199
17.6.2.2.8-bit MOVX without Bank Select: EMIOCF[4:2] = ‘001’ or '011' ..... 200
17.6.2.3.8-bit MOVX with Bank Select: EMIOCF[4:2] = '010' ..... 201
18. Port Input/Output ..... 203
18.1.Ports 0 through 3 and the Priority Crossbar Decoder ..... 205
18.1.1.Crossbar Pin Assignment and Allocation ..... 205
18.1.2.Configuring the Output Modes of the Port Pins ..... 206
18.1.3.Configuring Port Pins as Digital Inputs ..... 207
18.1.4.Weak Pull-ups ..... 207

## C8051F060/1/2/3/4/5/6/7

18.1.5.Configuring Port 1 and 2 pins as Analog Inputs ..... 207
18.1.6.Crossbar Pin Assignment Example ..... 208
18.2.Ports 4 through 7 (C8051F060/2/4/6 only) ..... 219
18.2.1.Configuring Ports which are not Pinned Out ..... 219
18.2.2.Configuring the Output Modes of the Port Pins ..... 219
18.2.3.Configuring Port Pins as Digital Inputs ..... 219
18.2.4.Weak Pull-ups ..... 219
18.2.5.External Memory Interface ..... 220
19. Controller Area Network (CANO, C8051F060/1/2/3) ..... 225
19.1.Bosch CAN Controller Operation ..... 227
19.2.CAN Registers ..... 228
19.2.1.CAN Controller Protocol Registers ..... 228
19.2.2.Message Object Interface Registers ..... 228
19.2.3.Message Handler Registers ..... 228
19.2.4.CIP-51 MCU Special Function Registers ..... 229
19.2.5.Using CANOADR, CANODATH, and CANDATL To Access CAN Registers229
19.2.6.CANOADR Autoincrement Feature ..... 229
20. System Management BUS I I2C BUS (SMBUS0). ..... 235
20.1.Supporting Documents ..... 236
20.2.SMBus Protocol ..... 236
20.2.1.Arbitration ..... 237
20.2.2.Clock Low Extension ..... 237
20.2.3.SCL Low Timeout. ..... 237
20.2.4.SCL High (SMBus Free) Timeout ..... 237
20.3.SMBus Transfer Modes ..... 238
20.3.1.Master Transmitter Mode ..... 238
20.3.2.Master Receiver Mode ..... 238
20.3.3.Slave Transmitter Mode ..... 239
20.3.4.Slave Receiver Mode ..... 239
20.4.SMBus Special Function Registers ..... 241
20.4.1.Control Register ..... 241
20.4.2.Clock Rate Register ..... 244
20.4.3.Data Register ..... 245
20.4.4.Address Register ..... 245
20.4.5.Status Register. ..... 246
21. Enhanced Serial Peripheral Interface (SPIO), ..... 251
21.1.Signal Descriptions ..... 252
21.1.1.Master Out, Slave In (MOSI) ..... 252
21.1.2.Master In, Slave Out (MISO) ..... 252
21.1.3.Serial Clock (SCK) ..... 252
21.1.4.Slave Select (NSS) ..... 252
21.2.SPIO Master Mode Operation ..... 253
21.3.SPIO Slave Mode Operation ..... 255
21.4.SPIO Interrupt Sources ..... 255

## C8051F060/1/2/3/4/5/6/7

21.5.Serial Clock Timing ..... 256
21.6.SPI Special Function Registers ..... 258
22. UARTO ..... 265
22.1.UART0 Operational Modes ..... 266
22.1.1.Mode 0: Synchronous Mode ..... 266
22.1.2.Mode 1: 8-Bit UART, Variable Baud Rate ..... 267
22.1.3.Mode 2: 9-Bit UART, Fixed Baud Rate ..... 269
22.1.4.Mode 3: 9-Bit UART, Variable Baud Rate ..... 270
22.2.Multiprocessor Communications ..... 271
22.2.1.Configuration of a Masked Address ..... 271
22.2.2.Broadcast Addressing ..... 271
22.3.Frame and Transmission Error Detection ..... 272
23. UART1 ..... 277
23.1.Enhanced Baud Rate Generation ..... 278
23.2.Operational Modes ..... 279
23.2.1.8-Bit UART ..... 279
23.2.2.9-Bit UART ..... 280
23.3.Multiprocessor Communications ..... 281
24. Timers ..... 287
24.1.Timer 0 and Timer 1 ..... 287
24.1.1.Mode 0: 13-bit Counter/Timer ..... 287
24.1.2.Mode 1: 16 -bit Counter/Timer ..... 289
24.1.3.Mode 2: 8-bit Counter/Timer with Auto-Reload ..... 289
24.1.4.Mode 3: Two 8-bit Counter/Timers (Timer 0 Only) ..... 290
24.2.Timer 2, Timer 3, and Timer 4 ..... 295
24.2.1.Configuring Timer 2, 3, and 4 to Count Down ..... 295
24.2.2.Capture Mode ..... 296
24.2.3.Auto-Reload Mode ..... 297
24.2.4.Toggle Output Mode ..... 298
25. Programmable Counter Array ..... 303
25.1.PCA Counter/Timer ..... 304
25.2.Capture/Compare Modules ..... 305
25.2.1.Edge-triggered Capture Mode. ..... 306
25.2.2.Software Timer (Compare) Mode ..... 307
25.2.3.High Speed Output Mode ..... 308
25.2.4.Frequency Output Mode ..... 309
25.2.5.8-Bit Pulse Width Modulator Mode ..... 310
25.2.6.16-Bit Pulse Width Modulator Mode ..... 311
25.3.Register Descriptions for PCAO ..... 312
26. JTAG (IEEE 1149.1) ..... 317
26.1.Boundary Scan ..... 318
26.1.1.EXTEST Instruction ..... 321
26.1.2.SAMPLE Instruction ..... 321
26.1.3.BYPASS Instruction ..... 321
26.1.4.IDCODE Instruction ..... 321

## C8051F060/1/2/3/4/5/6/7

26.2.Flash Programming Commands ..... 322
26.3.Debug Support ..... 325
27. Document Change List ..... 327
27.1.Revision 1.1 to Revision 1.2 ..... 327

## C8051F060/1/2/3/4/5/6/7

## List of Figures

1. System Overview. ..... 19
Figure 1.1. C8051F060 / C8051F062 Block Diagram ..... 21
Figure 1.2. C8051F061 / C8051F063 Block Diagram ..... 22
Figure 1.3. C8051F064 / C8051F066 Block Diagram ..... 23
Figure 1.4. C8051F065 / C8051F067 Block Diagram ..... 24
Figure 1.5. Comparison of Peak MCU Execution Speeds ..... 25
Figure 1.6. On-Board Clock and Reset ..... 26
Figure 1.7. On-Chip Memory Map ..... 27
Figure 1.8. Development/In-System Debug Diagram ..... 28
Figure 1.9. Digital Crossbar Diagram ..... 29
Figure 1.10. PCA Block Diagram ..... 30
Figure 1.11. CAN Controller Overview ..... 31
Figure 1.12. 16-Bit ADC Block Diagram ..... 33
Figure 1.13. 10-Bit ADC Diagram ..... 34
Figure 1.14. DAC System Block Diagram ..... 35
Figure 1.15. Comparator Block Diagram ..... 36
2. Absolute Maximum Ratings ..... 37
3. Global DC Electrical Characteristics ..... 38
4. Pinout and Package Definitions ..... 39
Figure 4.1. C8051F060 / C8051F062 Pinout Diagram (TQFP-100) ..... 45
Figure 4.2. C8051F064 / C8051F066 Pinout Diagram (TQFP-100) ..... 46
Figure 4.3. TQFP-100 Package Drawing ..... 47
Figure 4.4. C8051F061 / C8051F063 Pinout Diagram (TQFP-64) ..... 48
Figure 4.5. C8051F065 / C8051F067 Pinout Diagram (TQFP-64) ..... 49
Figure 4.6. TQFP-64 Package Drawing ..... 50
5. 16-Bit ADCs (ADC0 and ADC1) ..... 51
Figure 5.1. 16-Bit ADC0 and ADC1 Control Path Diagram ..... 51
Figure 5.2. 16-bit ADC0 and ADC1 Data Path Diagram ..... 52
Figure 5.3. Voltage Reference Block Diagram ..... 53
Figure 5.4. ADC Track and Conversion Example Timing ..... 55
Figure 5.5. ADC0 and ADC1 Equivalent Input Circuits ..... 56
Figure 5.6. AMXOSL: AMUX Configuration Register ..... 57
Figure 5.7. ADCOCF: ADC0 Configuration Register ..... 58
Figure 5.8. ADC1CF: ADC1 Configuration Register ..... 59
Figure 5.9. ADC0CN: ADC0 Control Register ..... 60
Figure 5.10. ADC1CN: ADC1 Control Register ..... 61
Figure 5.11. REFOCN: Reference Control Register 0 ..... 62
Figure 5.12. REF1CN: Reference Control Register 1 ..... 62
Figure 5.13. ADCOH: ADC0 Data Word MSB Register ..... 63
Figure 5.14. ADCOL: ADC0 Data Word LSB Register ..... 63
Figure 5.15. ADC0 Data Word Example ..... 64
Figure 5.16. ADC1H: ADC1 Data Word MSB Register ..... 65

## C8051F060/1/2/3/4/5/6/7

Figure 5.17. ADC1L: ADC1 Data Word LSB Register ..... 65
Figure 5.18. ADC1 Data Word Example ..... 65
Figure 5.19. Calibration Coefficient Locations ..... 66
Figure 5.20. Offset and Gain Register Mapping ..... 67
Figure 5.21. Offset and Gain Calibration Block Diagram ..... 67
Figure 5.22. ADCOCPT: ADC Calibration Pointer Register ..... 68
Figure 5.23. ADC0CCF: ADC Calibration Coefficient Register ..... 68
Figure 5.24. ADC0GTH: ADC0 Greater-Than Data High Byte Register ..... 69
Figure 5.25. ADC0GTL: ADC0 Greater-Than Data Low Byte Register ..... 69
Figure 5.26. ADCOLTH: ADC0 Less-Than Data High Byte Register ..... 70
Figure 5.27. ADCOLTL: ADC0 Less-Than Data Low Byte Register ..... 70
Figure 5.28. 16-Bit ADCO Window Interrupt Example: Single-Ended Data ..... 71
Figure 5.29. 16-Bit ADC0 Window Interrupt Example: Differential Data ..... 72
6. Direct Memory Access Interface (DMA0) ..... 75
Figure 6.1. DMAO Block Diagram ..... 75
Figure 6.2. DMA Mode 0 Operation ..... 77
Figure 6.3. DMA Mode 1 Operation ..... 78
Figure 6.4. DMAOCN: DMAO Control Register ..... 80
Figure 6.5. DMAOCF: DMAO Configuration Register ..... 81
Figure 6.6. DMAOIPT: DMAO Instruction Write Address Register ..... 82
Figure 6.7. DMAOIDT: DMAO Instruction Write Data Register ..... 82
Figure 6.8. DMAOBND: DMAO Instruction Boundary Register ..... 83
Figure 6.9. DMAOISW: DMAO Instruction Status Register ..... 83
Figure 6.10. DMAODAH: DMAO Data Address Beginning MSB Register ..... 84
Figure 6.11. DMAODAL: DMAO Data Address Beginning LSB Register ..... 84
Figure 6.12. DMAODSH: DMA0 Data Address Pointer MSB Register ..... 84
Figure 6.13. DMAODSL: DMAO Data Address Pointer LSB Register ..... 84
Figure 6.14. DMAOCTH: DMA0 Repeat Counter Limit MSB Register ..... 85
Figure 6.15. DMA0CTL: DMA0 Repeat Counter Limit LSB Register ..... 85
Figure 6.16. DMAOCSH: DMAO Repeat Counter MSB Register ..... 85
Figure 6.17. DMAOCSL: DMAO Repeat Counter LSB Register ..... 85
7. 10-Bit ADC (ADC2, C8051F060/1/2/3) ..... 87
Figure 7.1. ADC2 Functional Block Diagram ..... 87
Figure 7.2. Temperature Sensor Transfer Function ..... 89
Figure 7.3. 10-Bit ADC Track and Conversion Example Timing ..... 90
Figure 7.4. ADC2 Equivalent Input Circuits ..... 91
Figure 7.5. AMX2CF: AMUX2 Configuration Register ..... 92
Figure 7.6. AMX2SL: AMUX2 Channel Select Register ..... 93
Figure 7.7. ADC2CF: ADC2 Configuration Register ..... 94
Figure 7.8. ADC2H: ADC2 Data Word MSB Register ..... 95
Figure 7.9. ADC2L: ADC2 Data Word LSB Register ..... 95
Figure 7.10. ADC2CN: ADC2 Control Register ..... 96
Figure 7.11. ADC2GTH: ADC2 Greater-Than Data High Byte Register ..... 97
Figure 7.12. ADC2GTL: ADC2 Greater-Than Data Low Byte Register ..... 97
Figure 7.13. ADC2LTH: ADC2 Less-Than Data High Byte Register ..... 98

## C8051F060/1/2/3/4/5/6/7

Figure 7.14. ADC2LTL: ADC2 Less-Than Data Low Byte Register ..... 98
Figure 7.15. ADC Window Compare Example: Right-Justified Single-Ended Data ..... 99
Figure 7.16. ADC Window Compare Example: Left-Justified Single-Ended Data ..... 99
Figure 7.17. ADC Window Compare Example: Right-Justified Differential Data. ..... 100
Figure 7.18. ADC Window Compare Example: Left-Justified Differential Data ..... 100
8. DACs, 12-Bit Voltage Mode (DAC0 and DAC1, C8051F060/1/2/3) ..... 103
Figure 8.1. DAC Functional Block Diagram ..... 103
Figure 8.2. DACOH: DACO High Byte Register ..... 105
Figure 8.3. DACOL: DACO Low Byte Register ..... 105
Figure 8.4. DACOCN: DAC0 Control Register ..... 106
Figure 8.5. DAC1H: DAC1 High Byte Register ..... 107
Figure 8.6. DAC1L: DAC1 Low Byte Register ..... 107
Figure 8.7. DAC1CN: DAC1 Control Register ..... 108
9. Voltage Reference 2 (C8051F060/2) ..... 111
Figure 9.1. Voltage Reference Functional Block Diagram ..... 111
Figure 9.2. REF2CN: Reference Control Register 2 ..... 112
10. Voltage Reference 2 (C8051F061/3) ..... 113
Figure 10.1. Voltage Reference Functional Block Diagram. ..... 113
Figure 10.2. REF2CN: Reference Control Register 2 ..... 114
11. Voltage Reference 2 (C8051F064/5/6/7) ..... 115
Figure 11.1. Voltage Reference Functional Block Diagram. ..... 115
Figure 11.2. REF2CN: Reference Control Register 2 ..... 116
12. Comparators ..... 117
Figure 12.1. Comparator Functional Block Diagram ..... 117
Figure 12.2. Comparator Hysteresis Plot ..... 118
Figure 12.3. CPTnCN: Comparator 0, 1, and 2 Control Register ..... 120
Figure 12.4. CPTnMD: Comparator Mode Selection Register ..... 121
13. CIP-51 Microcontroller ..... 123
Figure 13.1. CIP-51 Block Diagram ..... 124
Figure 13.2. Memory Map ..... 130
Figure 13.3. SFR Page Stack ..... 133
Figure 13.4. SFR Page Stack While Using SFR Page 0x0F To Access Port 5 ..... 134
Figure 13.5. SFR Page Stack After ADC2 Window Comparator Interrupt Occurs . ..... 135
Figure 13.6. SFR Page Stack Upon PCA Interrupt Occurring During an ADC2 ISR136
Figure 13.7. SFR Page Stack Upon Return From PCA Interrupt ..... 137
Figure 13.8. SFR Page Stack Upon Return From ADC2 Window Interrupt ..... 138
Figure 13.9. SFRPGCN: SFR Page Control Register ..... 139
Figure 13.10. SFRPAGE: SFR Page Register ..... 139
Figure 13.11. SFRNEXT: SFR Next Register. ..... 140
Figure 13.12. SFRLAST: SFR Last Register ..... 140
Figure 13.13. SP: Stack Pointer ..... 148
Figure 13.14. DPL: Data Pointer Low Byte ..... 148
Figure 13.15. DPH: Data Pointer High Byte ..... 148
Figure 13.16. PSW: Program Status Word ..... 149

## C8051F060/1/2/3/4/5/6/7

Figure 13.17. ACC: Accumulator ..... 150
Figure 13.18. B: B Register ..... 150
Figure 13.19. IE: Interrupt Enable ..... 154
Figure 13.20. IP: Interrupt Priority ..... 155
Figure 13.21. EIE1: Extended Interrupt Enable 1 ..... 156
Figure 13.22. EIE2: Extended Interrupt Enable 2 ..... 157
Figure 13.23. EIP1: Extended Interrupt Priority 1 ..... 158
Figure 13.24. EIP2: Extended Interrupt Priority 2 ..... 159
Figure 13.25. PCON: Power Control ..... 161
14. Reset Sources ..... 163
Figure 14.1. Reset Sources ..... 163
Figure 14.2. Reset Timing ..... 164
Figure 14.3. WDTCN: Watchdog Timer Control Register ..... 167
Figure 14.4. RSTSRC: Reset Source Register ..... 168
15. Oscillators ..... 171
Figure 15.1. Oscillator Diagram ..... 171
Figure 15.2. OSCICL: Internal Oscillator Calibration Register ..... 172
Figure 15.3. OSCICN: Internal Oscillator Control Register ..... 172
Figure 15.4. CLKSEL: Oscillator Clock Selection Register ..... 173
Figure 15.5. OSCXCN: External Oscillator Control Register ..... 174
16. Flash Memory ..... 177
Figure 16.1. C8051F060/1/2/3/4/5 Flash Program Memory Map and Security Bytes . 180
Figure 16.2. C8051F066/7 Flash Program Memory Map and Security Bytes ..... 181
Figure 16.3. FLACL: Flash Access Limit ..... 182
Figure 16.4. FLSCL: Flash Memory Control ..... 184
Figure 16.5. PSCTL: Program Store Read/Write Control ..... 185
17. External Data Memory Interface and On-Chip XRAM ..... 187
Figure 17.1. EMIOCN: External Memory Interface Control ..... 189
Figure 17.2. EMIOCF: External Memory Configuration ..... 189
Figure 17.3. Multiplexed Configuration Example ..... 190
Figure 17.4. Non-multiplexed Configuration Example ..... 191
Figure 17.5. EMIF Operating Modes ..... 192
Figure 17.6. EMIOTC: External Memory Timing Control. ..... 194
Figure 17.7. Non-multiplexed 16-bit MOVX Timing ..... 196
Figure 17.8. Non-multiplexed 8-bit MOVX without Bank Select Timing ..... 197
Figure 17.9. Non-multiplexed 8-bit MOVX with Bank Select Timing ..... 198
Figure 17.10. Multiplexed 16-bit MOVX Timing ..... 199
Figure 17.11. Multiplexed 8-bit MOVX without Bank Select Timing ..... 200
Figure 17.12. Multiplexed 8-bit MOVX with Bank Select Timing ..... 201
18. Port Input/Output ..... 203
Figure 18.1. Port I/O Cell Block Diagram ..... 203
Figure 18.2. Port I/O Functional Block Diagram ..... 204
Figure 18.3. Priority Crossbar Decode Table ..... 205
Figure 18.4. Crossbar Example: ..... 209

## C8051F060/1/2/3/4/5/6/7

Figure 18.5. XBRO: Port I/O Crossbar Register 0 ..... 210
Figure 18.6. XBR1: Port I/O Crossbar Register 1 ..... 211
Figure 18.7. XBR2: Port I/O Crossbar Register 2. ..... 212
Figure 18.8. XBR3: Port I/O Crossbar Register 3. ..... 213
Figure 18.9. P0: Port0 Data Register ..... 214
Figure 18.10. POMDOUT: Port0 Output Mode Register ..... 214
Figure 18.11. P1: Port1 Data Register ..... 215
Figure 18.12. P1MDIN: Port1 Input Mode Register ..... 215
Figure 18.13. P1MDOUT: Port1 Output Mode Register ..... 216
Figure 18.14. P2: Port2 Data Register ..... 216
Figure 18.15. P2MDIN: Port2 Input Mode Register ..... 217
Figure 18.16. P2MDOUT: Port2 Output Mode Register ..... 217
Figure 18.17. P3: Port3 Data Register ..... 218
Figure 18.18. P3MDOUT: Port3 Output Mode Register ..... 218
Figure 18.19. P4: Port4 Data Register ..... 221
Figure 18.20. P4MDOUT: Port4 Output Mode Register ..... 221
Figure 18.21. P5: Port5 Data Register ..... 222
Figure 18.22. P5MDOUT: Port5 Output Mode Register ..... 222
Figure 18.23. P6: Port6 Data Register ..... 223
Figure 18.24. P6MDOUT: Port6 Output Mode Register ..... 223
Figure 18.25. P7: Port7 Data Register ..... 224
Figure 18.26. P7MDOUT: Port7 Output Mode Register ..... 224
19. Controller Area Network (CAN0, C8051F060/1/2/3) ..... 225
Figure 19.1. CAN Controller Diagram ..... 226
Figure 19.2. Typical CAN Bus Configuration ..... 226
Figure 19.3. CANODATH: CAN Data Access Register High Byte ..... 231
Figure 19.4. CANODATL: CAN Data Access Register Low Byte ..... 231
Figure 19.5. CANOADR: CAN Address Index Register ..... 232
Figure 19.6. CANOCN: CAN Control Register ..... 232
Figure 19.7. CANOTST: CAN Test Register ..... 233
Figure 19.8. CANOSTA: CAN Status Register ..... 233
20. System Management BUS / I2C BUS (SMBUS0) ..... 235
Figure 20.1. SMBus0 Block Diagram ..... 235
Figure 20.2. Typical SMBus Configuration ..... 236
Figure 20.3. SMBus Transaction ..... 237
Figure 20.4. Typical Master Transmitter Sequence ..... 238
Figure 20.5. Typical Master Receiver Sequence ..... 238
Figure 20.6. Typical Slave Transmitter Sequence ..... 239
Figure 20.7. Typical Slave Receiver Sequence ..... 240
Figure 20.8. SMB0CN: SMBus0 Control Register ..... 243
Figure 20.9. SMB0CR: SMBus0 Clock Rate Register ..... 244
Figure 20.10. SMBODAT: SMBus0 Data Register ..... 245
Figure 20.11. SMBOADR: SMBus0 Address Register ..... 246
Figure 20.12. SMB0STA: SMBus0 Status Register ..... 247
21. Enhanced Serial Peripheral Interface (SPI0) ..... 251

## C8051F060/1/2/3/4/5/6/7

Figure 21.1. SPI Block Diagram ..... 251
Figure 21.2. Multiple-Master Mode Connection Diagram ..... 254
Figure 21.3. 3-Wire Single Master and 3-Wire Single Slave Mode Connection Diagram254
Figure 21.4. 4-Wire Single Master Mode and 4-Wire Slave Mode Connection Diagram 254
Figure 21.5. Master Mode Data/Clock Timing ..... 256
Figure 21.6. Slave Mode Data/Clock Timing (CKPHA = 0) ..... 257
Figure 21.7. Slave Mode Data/Clock Timing (CKPHA = 1) ..... 257
Figure 21.8. SPIOCFG: SPIO Configuration Register ..... 258
Figure 21.9. SPIOCN: SPIO Control Register ..... 259
Figure 21.10. SPIOCKR: SPIO Clock Rate Register ..... 260
Figure 21.11. SPIODAT: SPIO Data Register ..... 261
Figure 21.12. SPI Master Timing (CKPHA = 0) ..... 262
Figure 21.13. SPI Master Timing (CKPHA = 1) ..... 262
Figure 21.14. SPI Slave Timing (CKPHA = 0) ..... 263
Figure 21.15. SPI Slave Timing (CKPHA = 1) ..... 263
22. UARTO ..... 265
Figure 22.1. UARTO Block Diagram ..... 265
Figure 22.2. UARTO Mode 0 Timing Diagram ..... 267
Figure 22.3. UARTO Mode 0 Interconnect. ..... 267
Figure 22.4. UARTO Mode 1 Timing Diagram ..... 267
Figure 22.5. UARTO Modes 2 and 3 Timing Diagram ..... 269
Figure 22.6. UART0 Modes 1, 2, and 3 Interconnect Diagram ..... 270
Figure 22.7. UART Multi-Processor Mode Interconnect Diagram ..... 272
Figure 22.8. SCONO: UARTO Control Register ..... 274
Figure 22.9. SSTA0: UARTO Status and Clock Selection Register ..... 275
Figure 22.10. SBUFO: UARTO Data Buffer Register ..... 276
Figure 22.11. SADDR0: UART0 Slave Address Register ..... 276
Figure 22.12. SADENO: UART0 Slave Address Enable Register ..... 276
23. UART1 ..... 277
Figure 23.1. UART1 Block Diagram ..... 277
Figure 23.2. UART1 Baud Rate Logic ..... 278
Figure 23.3. UART Interconnect Diagram ..... 279
Figure 23.4. 8-Bit UART Timing Diagram ..... 279
Figure 23.5. 9-Bit UART Timing Diagram ..... 280
Figure 23.6. UART Multi-Processor Mode Interconnect Diagram ..... 281
Figure 23.7. SCON1: Serial Port 1 Control Register ..... 282
Figure 23.8. SBUF1: Serial (UART1) Port Data Buffer Register ..... 283
24. Timers ..... 287
Figure 24.1. T0 Mode 0 Block Diagram ..... 288
Figure 24.2. TO Mode 2 Block Diagram ..... 289
Figure 24.3. T0 Mode 3 Block Diagram ..... 290
Figure 24.4. TCON: Timer Control Register ..... 291
Figure 24.5. TMOD: Timer Mode Register ..... 292

## C8051F060/1/2/3/4/5/6/7

Figure 24.6. CKCON: Clock Control Register ..... 293
Figure 24.7. TLO: Timer 0 Low Byte ..... 294
Figure 24.8. TL1: Timer 1 Low Byte ..... 294
Figure 24.9. TH0: Timer 0 High Byte ..... 294
Figure 24.10. TH1: Timer 1 High Byte ..... 294
Figure 24.11. T2, 3, and 4 Capture Mode Block Diagram ..... 296
Figure 24.12. T2, 3, and 4 Auto-reload Mode Block Diagram ..... 297
Figure 24.13. TMRnCN: Timer 2, 3, and 4 Control Registers ..... 299
Figure 24.14. TMRnCF: Timer 2, 3, and 4 Configuration Registers ..... 300
Figure 24.15. RCAPnL: Timer 2, 3, and 4 Capture Register Low Byte ..... 301
Figure 24.16. RCAPnH: Timer 2, 3, and 4 Capture Register High Byte ..... 301
Figure 24.17. TMRnL: Timer 2, 3, and 4 Low Byte. ..... 301
Figure 24.18. TMRnH: Timer 2, 3, and 4 High Byte ..... 302
25. Programmable Counter Array ..... 303
Figure 25.1. PCA Block Diagram ..... 303
Figure 25.2. PCA Counter/Timer Block Diagram ..... 304
Figure 25.3. PCA Interrupt Block Diagram ..... 305
Figure 25.4. PCA Capture Mode Diagram ..... 306
Figure 25.5. PCA Software Timer Mode Diagram ..... 307
Figure 25.6. PCA High Speed Output Mode Diagram ..... 308
Figure 25.7. PCA Frequency Output Mode ..... 309
Figure 25.8. PCA 8-Bit PWM Mode Diagram ..... 310
Figure 25.9. PCA 16-Bit PWM Mode ..... 311
Figure 25.10. PCAOCN: PCA Control Register ..... 312
Figure 25.11. PCAOMD: PCAO Mode Register ..... 313
Figure 25.12. PCAOCPMn: PCAO Capture/Compare Mode Registers ..... 314
Figure 25.13. PCAOL: PCAO Counter/Timer Low Byte ..... 315
Figure 25.14. PCAOH: PCAO Counter/Timer High Byte ..... 315
Figure 25.15. PCA0CPLn: PCAO Capture Module Low Byte ..... 316
Figure 25.16. PCAOCPHn: PCAO Capture Module High Byte ..... 316
26. JTAG (IEEE 1149.1) ..... 317
Figure 26.1. IR: JTAG Instruction Register ..... 317
Figure 26.2. DEVICEID: JTAG Device ID Register ..... 321
Figure 26.3. FLASHCON: JTAG Flash Control Register ..... 323
Figure 26.4. FLASHDAT: JTAG Flash Data Register ..... 324
Figure 26.5. FLASHADR: JTAG Flash Address Register ..... 324
27. Document Change List ..... 327

C8051F060/1/2/3/4/5/6/7

## C8051F060/1/2/3/4/5/6/7

## List of Tables

1. System Overview ..... 19
Table 1.1.Product Selection Guide ..... 20
2. Absolute Maximum Ratings ..... 37
Table 2.1.Absolute Maximum Ratings* ..... 37
3. Global DC Electrical Characteristics ..... 38
Table 3.1. Global DC Electrical Characteristics ..... 38
4. Pinout and Package Definitions ..... 39
Table 4.1.Pin Definitions ..... 39
5. 16-Bit ADCs (ADC0 and ADC1) ..... 51
Table 5.1.Conversion Timing (tConv) ..... 55
Table 5.2.16-Bit ADC0 and ADC1 Electrical Characteristics ..... 73
Table 5.3.Voltage Reference 0 and 1 Electrical Characteristics ..... 74
6. Direct Memory Access Interface (DMA0) ..... 75
Table 6.1.DMA0 Instruction Set ..... 76
7. 10-Bit ADC (ADC2, C8051F060/1/2/3) ..... 87
Table 7.1.ADC2 Electrical Characteristics ..... 101
8. DACs, 12-Bit Voltage Mode (DAC0 and DAC1, C8051F060/1/2/3) ..... 103
Table 8.1.DAC Electrical Characteristics ..... 109
9. Voltage Reference 2 (C8051F060/2) ..... 111
Table 9.1. Voltage Reference Electrical Characteristics ..... 112
10. Voltage Reference 2 (C8051F061/3) ..... 113
Table 10.1.Voltage Reference Electrical Characteristics ..... 114
11. Voltage Reference 2 (C8051F064/5/6/7) ..... 115
Table 11.1.Voltage Reference Electrical Characteristics ..... 116
12. Comparators ..... 117
Table 12.1.Comparator Electrical Characteristics ..... 122
13. CIP-51 Microcontroller ..... 123
Table 13.1.CIP-51 Instruction Set Summary ..... 126
Table 13.2.Special Function Register (SFR) Memory Map ..... 141
Table 13.3.Special Function Registers ..... 143
Table 13.4.Interrupt Summary ..... 152
14. Reset Sources ..... 163
Table 14.1.Reset Electrical Characteristics ..... 169
15. Oscillators ..... 171
Table 15.1.Internal Oscillator Electrical Characteristics ..... 173
16. Flash Memory ..... 177
Table 16.1.Flash Electrical Characteristics ..... 178
17. External Data Memory Interface and On-Chip XRAM ..... 187
Table 17.1.AC Parameters for External Memory Interface ..... 202
18. Port Input/Output ..... 203
Table 18.1.Port I/O DC Electrical Characteristics ..... 203
19. Controller Area Network (CAN0, C8051F060/1/2/3) ..... 225

## C8051F060/1/2/3/4/5/6/7

Table 19.1.CAN Register Index and Reset Values ..... 229
20. System Management BUS I I2C BUS (SMBUSO) ..... 235
Table 20.1.SMBOSTA Status Codes and States ..... 248
21. Enhanced Serial Peripheral Interface (SPIO) ..... 251
Table 21.1.SPI Slave Timing Parameters ..... 264
22. UARTO ..... 265
Table 22.1.UART0 Modes ..... 266
Table 22.2.Oscillator Frequencies for Standard Baud Rates ..... 273
23. UART1 ..... 277
Table 23.1.Timer Settings for Standard Baud Rates Using the Internal Oscillator ..... 284
Table 23.2.Timer Settings for Standard Baud Rates Using an External Oscillator ..... 284
Table 23.3.Timer Settings for Standard Baud Rates Using an External Oscillator ..... 285
Table 23.4.Timer Settings for Standard Baud Rates Using an External Oscillator ..... 285
Table 23.5.Timer Settings for Standard Baud Rates Using an External Oscillator ..... 286
Table 23.6.Timer Settings for Standard Baud Rates Using an External Oscillator ..... 286
24. Timers ..... 287
25. Programmable Counter Array ..... 303
Table 25.1.PCA Timebase Input Options ..... 304
Table 25.2.PCA0CPM Register Settings for PCA Capture/Compare Modules ..... 305
26. JTAG (IEEE 1149.1) ..... 317
Table 26.1.Boundary Data Register Bit Definitions (C8051F060/2/4/6) ..... 318
Table 26.2.Boundary Data Register Bit Definitions (C8051F061/3/5/7) ..... 320
27. Document Change List ..... 327

## C8051F060/1/2/3/4/5/6/7

## 1. System Overview

The C8051F06x family of devices are fully integrated mixed-signal System-on-a-Chip MCUs with 59 digital I/O pins (C8051F060/2/4/6) or 24 digital I/O pins (C8051F061/3/5/7), and two integrated 16 -bit 1 Msps ADCs. Highlighted features are listed below; refer to Table 1.1 for specific product feature selection.

- High-Speed pipelined 8051-compatible CIP-51 microcontroller core (up to 25 MIPS)
- Two 16-bit 1 Msps ADCs with a Direct Memory Access controller
- Controller Area Network (CAN 2.0B) Controller with 32 message objects, each with its own indentifier mask (C8051F060/1/2/3)
- In-system, full-speed, non-intrusive debug interface on-chip
- 10-bit 200 ksps ADC with PGA and 8-channel analog multiplexer (C8051F060/1/2/3)
- Two 12-bit DACs with programmable update scheduling (C8051F060/1/2/3)
- $64 \mathrm{kB}(\mathrm{C} 8051 \mathrm{~F} 060 / 1 / 2 / 3 / 4 / 5)$ or 32 kB (C8051F066/7) of in-system programmable Flash memory
- 4352 ( $4096+256$ ) bytes of on-chip RAM
- External Data Memory Interface with 64 kB direct address space (C8051F060/2/4/6)
- SPI, SMBus/I2C, and (2) UART serial interfaces implemented in hardware
- Five general purpose 16 -bit Timers
- Programmable Counter/Timer Array with six capture/compare modules
- On-chip Watchdog Timer, VDD Monitor, and Temperature Sensor

With on-chip VDD monitor, Watchdog Timer, and clock oscillator, the C8051F06x family of devices are truly stand-alone System-on-a-Chip solutions. All analog and digital peripherals are enabled/disabled and configured by user firmware. The Flash memory can be reprogrammed even in-circuit, providing non-volatile data storage, and also allowing field upgrades of the 8051 firmware.

On-board JTAG debug circuitry allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug system supports inspection and modification of memory and registers, setting breakpoints, watchpoints, single stepping, Run and Halt commands. All analog and digital peripherals are fully functional while debugging using JTAG.

Each MCU is specified for 2.7 to 3.6 V operation over the industrial temperature range ( -45 to $+85^{\circ} \mathrm{C}$ ). The C8051F060/2/4/6 are available in a 100-pin TQFP package and the C8051F061/3/5/7 are available in a 64-pin TQFP package (see block diagrams in Figure 1.1, Figure 1.2, Figure 1.3 and Figure 1.4).

Table 1.1. Product Selection Guide

|  |  |  |  |  |  | $\underset{\substack{4}}{2}$ | $\begin{aligned} & \infty \\ & \stackrel{\Omega}{2} \\ & \frac{r}{4} \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & \infty \\ & 0 \\ & \underline{y} \\ & 0 \\ & 0 \\ & 0.0 \\ & 0.0 \\ & 0 \end{aligned}$ |  |  |  |  | DAC Resolution (bits) | DAC Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C8051F060 | 25 | 64 k | 4352 | $\checkmark$ | $\checkmark$ | $\checkmark$ | 2 | 5 | $\checkmark$ | 59 | $\pm 0.75$ | 8 |  |  | 12 | 2 | 3 | 100 TQFP |
| C8051F061 | 25 | 64 k | 4352 | - | $\checkmark$ | $\checkmark$ | 2 | 5 | $\checkmark$ | 24 | $\pm 0.75$ | 8 | $\checkmark$ | $\checkmark$ | 12 | 2 | 3 | 64 TQFP |
| C8051F062 | 25 | 64 k | 4352 | $\checkmark$ | $\checkmark$ | $\checkmark$ | 2 | 5 | $\checkmark$ | 59 | $\pm 1.5$ | 8 | $\checkmark$ | $\checkmark$ | 12 | 2 | 3 | 100 TQFP |
| C8051F063 | 25 | 64 k | 4352 | - | $\checkmark$ | $\checkmark$ | 2 | 5 |  | 24 | $\pm 1.5$ | 8 | $\checkmark$ | $\checkmark$ | 12 | 2 | 3 | 64 TQFP |
| C8051F064 | 25 | 64 k | 4352 | $\checkmark$ | $\checkmark$ | - | 2 | 5 |  | 59 | $\pm 0.75$ | - | $\checkmark$ | - | - | - | 3 | 100 TQFP |
| C8051F065 | 25 | 64 k | 4352 | - | $\checkmark$ | - | 2 | 5 |  | 24 | $\pm 0.75$ | - | $\checkmark$ | - | - | - | 3 | 64 TQFP |
| C8051F066 | 25 | 32 k | 4352 | $\checkmark$ | $\checkmark$ | - | 2 | 5 | $\checkmark$ | 59 | $\pm 0.75$ | - | $\checkmark$ | - | - | - | 3 | 100 TQFP |
| C8051F067 | 25 | 32 k | 4352 | - | $\checkmark$ | - | $2$ | 5 | $\checkmark$ | 24 | $\pm 0.75$ | - | $\checkmark$ | - | - | - | 3 | 64 TQFP |

## C8051F060/1/2/3/4/5/6/7



Figure 1.1. C8051F060 / C8051F062 Block Diagram

SILICON LABS


Figure 1.2. C8051F061/C8051F063 Block Diagram

## C8051F060/1/2/3/4/5/6/7



Figure 1.3. C8051F064 / C8051F066 Block Diagram

C8051F060/1/2/3/4/5/6/7


Figure 1.4. C8051F065 / C8051F067 Block Diagram

## C8051F060/1/2/3/4/5/6/7

### 1.1. CIP-51 ${ }^{\text {TM }}$ Microcontroller Core

### 1.1.1. Fully 8051 Compatible

The C8051F06x family of devices utilizes Silicon Labs' proprietary CIP-51 microcontroller core. The CIP51 is fully compatible with the MCS-51 TM instruction set; standard $803 \mathrm{x} / 805 \mathrm{x}$ assemblers and compilers can be used to develop software. The core has all the peripherals included with a standard 8052, including five 16 -bit counter/timers, two full-duplex UARTs, 256 bytes of internal RAM, 128 byte Special Function Register (SFR) address space, and bit-addressable I/O Ports.

### 1.1.2. Improved Throughput

The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute with a maximum system clock of 12 -to- 24 MHz . By contrast, the CIP-51 core executes $70 \%$ of its instructions in one or two system clock cycles, with only four instructions taking more than four system clock cycles.

The CIP-51 has a total of 109 instructions. The table below shows the total number of instructions that require each execution time.

| Clocks to Execute | 1 | 2 | $2 / 3$ | 3 | $3 / 4$ | 4 | $4 / 5$ | 5 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Number of Instructions | 26 | 50 | 5 | 14 | 7 | 3 | 1 | 2 | 1 |

With the CIP-51's maximum system clock at 25 MHz , it has a peak throughput of 25 MIPS . Figure 1.5 shows a comparison of peak throughputs of various 8 -bit microcontroller cores with their maximum system clocks.


Figure 1.5. Comparison of Peak MCU Execution Speeds

## C8051F060/1/2/3/4/5/6/7

### 1.1.3. Additional Features

The C8051F06x MCU family includes several key enhancements to the CIP-51 core and peripherals to improve overall performance and ease of use in end applications.

The extended interrupt handler provides 22 interrupt sources into the CIP-51, allowing the numerous analog and digital peripherals to interrupt the controller. An interrupt driven system requires less intervention by the MCU, giving it more effective throughput. The extra interrupt sources are very useful when building multi-tasking, real-time systems.

There are up to seven reset sources for the MCU: an on-board VDD monitor, a Watchdog Timer, a missing clock detector, a voltage level detection from Comparator0, a forced software reset, the CNVSTR2 input pin, and the /RST pin. The /RST pin is bi-directional, accommodating an external reset, or allowing the internally generated POR to be output on the /RST pin. Each reset source except for the VDD monitor and Reset Input pin may be disabled by the user in software; the VDD monitor is enabled/disabled via the MONEN pin. The Watchdog Timer may be permanently enabled in software after a power-on reset during MCU initialization.

The MCU has an internal, stand alone clock generator which is used by default as the system clock after any reset. If desired, the clock source may be switched on the fly to the external oscillator, which can use a crystal, ceramic resonator, capacitor, RC, or external clock source to generate the system clock. This can be extremely useful in low power applications, allowing the MCU to run from a slow (power saving) external crystal source, while periodically switching to the fast (up to 25 MHz ) internal oscillator as needed.


Figure 1.6. On-Board Clock and Reset

## C8051F060/1/2/3/4/5/6/7

### 1.2. On-Chip Memory

The CIP-51 has a standard 8051 program and data address configuration. It includes 256 bytes of data RAM, with the upper 128 bytes dual-mapped. Indirect addressing accesses the upper 128 bytes of general purpose RAM, and direct addressing accesses the 128 byte SFR address space. The CIP-51 SFR address space contains up to 256 SFR Pages. In this way, the CIP-51 MCU can accommodate the many SFRs required to control and configure the various peripherals featured on the device. The lower 128 bytes of RAM are accessible via direct and indirect addressing. The first 32 bytes are addressable as four banks of general purpose registers, and the next 16 bytes can be byte addressable or bit addressable.

The CIP-51 in the C8051F060/1/2/3/4/5/6/7 MCUs additionally has an on-chip 4 kB RAM block. The onchip 4 kB block can be addressed over the entire 64 k external data memory address range (overlapping 4 k boundaries). The C8051F060/2/4/6 also have an external memory interface (EMIF) for accessing offchip data memory or memory-mapped peripherals. External data memory address space can be mapped to on-chip memory only, off-chip memory only, or a combination of the two (addresses up to 4 k directed to on-chip, above 4 k directed to EMIF). The EMIF is also configurable for multiplexed or non-multiplexed address/data lines.

The MCU's program memory consists of $64 \mathrm{k}(\mathrm{C} 8051 \mathrm{~F} 060 / 1 / 2 / 3 / 4 / 5)$ or $32 \mathrm{k}(\mathrm{C} 8051 \mathrm{~F} 066 / 7)$ of Flash. This memory may be reprogrammed in-system in 512 byte sectors, and requires no special off-chip programming voltage. On the C8051F060/1/2/3/4/5, the 1024 bytes from addresses $0 x F C 00$ to $0 x F F F F$ are reserved. There is also a single 128 byte Scratchpad Memory sector on all devices which may be used by firmware for non-volatile data storage. See Figure 1.7 for the MCU system memory map.


Figure 1.7. On-Chip Memory Map

## C8051F060/1/2/3/4/5/6/7

### 1.3. JTAG Debug and Boundary Scan

The C8051F06x family has on-chip JTAG boundary scan and debug circuitry that provides non-intrusive, full speed, in-circuit debugging using the production part installed in the end application, via the four-pin JTAG interface. The JTAG port is fully compliant to IEEE 1149.1, providing full boundary scan for test and manufacturing purposes.

Silicon Laboratories' debugging system supports inspection and modification of memory and registers, breakpoints, watchpoints, a stack monitor, and single stepping. No additional target RAM, program memory, timers, or communications channels are required. All the digital and analog peripherals are functional and work correctly while debugging. All the peripherals (except for the ADCs and SMBus) are stalled when the MCU is halted, during single stepping, or at a breakpoint in order to keep them synchronized with instruction execution.

The C8051F060DK development kit provides all the hardware and software necessary to develop application code and perform in-circuit debugging with the C8051F06x MCUs. The kit includes a Windows (95 or later) development environment, a serial adapter for connecting to the JTAG port, and a target application board with a C8051F060 MCU installed. All of the necessary communication cables and a wall-mount power supply are also supplied with the development kit. Silicon Labs' debug environment is a vastly superior configuration for developing and debugging embedded applications compared to standard MCU emulators, which use on-board "ICE Chips" and target cables and require the MCU in the application board to be socketed. Silicon Labs' debug environment both increases ease of use and preserves the performance of the precision, on-chip analog peripherals.


Figure 1.8. Development/In-System Debug Diagram

## C8051F060/1/2/3/4/5/6/7

### 1.4. Programmable Digital I/O and Crossbar

Three standard 8051 Ports ( 0,1 , and 2) are available on the MCUs. The C8051F060/2/4/6 have 4 additional 8 -bit ports ( $3,5,6$, and 7 ), and a 3 -bit port (port 4) for a total of 59 general-purpose I/O Pins. The Ports behave like the standard 8051 with a few enhancements.

Each port pin can be configured as either a push-pull or open-drain output. Also, the "weak pull-ups" which are normally fixed on an 8051 can be globally disabled, providing additional power saving capabilities for low-power applications.

Perhaps the most unique enhancement is the Digital Crossbar. This is a large digital switching network that allows mapping of internal digital system resources to Port I/O pins on P0, P1, P2, and P3. (See Figure 1.9) Unlike microcontrollers with standard multiplexed digital I/O ports, all combinations of functions are supported with all package options offered.

The on-chip counter/timers, serial buses, HW interrupts, comparator outputs, and other digital signals in the controller can be configured to appear on the Port I/O pins specified in the Crossbar Control registers. This allows the user to select the exact mix of general purpose Port I/O and digital resources needed for the particular application.


Figure 1.9. Digital Crossbar Diagram

## C8051F060/1/2/3/4/5/6/7

### 1.5. Programmable Counter Array

The C8051F06x MCU family includes an on-board Programmable Counter/Timer Array (PCA) in addition to the five 16 -bit general purpose counter/timers. The PCA consists of a dedicated 16 -bit counter/timer time base with 6 programmable capture/compare modules. The timebase is clocked from one of six sources: the system clock divided by 12, the system clock divided by 4, Timer 0 overflow, an External Clock Input (ECI pin), the system clock, or the external oscillator source divided by 8.

Each capture/compare module can be configured to operate in one of six modes: Edge-Triggered Capture, Software Timer, High Speed Output, Frequency Output, 8-Bit Pulse Width Modulator, or 16-Bit Pulse Width Modulator. The PCA Capture/Compare Module I/O and External Clock Input are routed to the MCU Port I/ O via the Digital Crossbar.


Figure 1.10. PCA Block Diagram

## C8051F060/1/2/3/4/5/6/7

### 1.6. Controller Area Network

The C8051F060/1/2/3 devices feature a Controller Area Network (CAN) controller that implements serial communication using the CAN protocol. The CAN controller facilitates communication on a CAN network in accordance with the Bosch specification 2.0A (basic CAN) and 2.0B (full CAN). The CAN controller consists of a CAN Core, Message RAM (separate from the C8051 RAM), a message handler state machine, and control registers.

The CAN controller can operate at bit rates up to $1 \mathrm{Mbit} /$ second. Silicon Labs CAN has 32 message objects each having its own identifier mask used for acceptance filtering of received messages. Incoming data, message objects and identifier masks are stored in the CAN message RAM. All protocol functions for transmission of data and acceptance filtering is performed by the CAN controller and not by the C8051 MCU. In this way, minimal CPU bandwidth is used for CAN communication. The C8051 configures the CAN controller, accesses received data, and passes data for transmission via Special Function Registers (SFR) in the C8051.


Figure 1.11. CAN Controller Overview

## C8051F060/1/2/3/4/5/6/7

### 1.7. Serial Ports

The C8051F06x MCU Family includes two Enhanced Full-Duplex UARTs, an enhanced SPI Bus, and SMBus/I2C. Each of the serial buses is fully implemented in hardware and makes extensive use of the CIP-51's interrupts, thus requiring very little intervention by the CPU. The serial buses do not "share" resources such as timers, interrupts, or Port I/O, so any or all of the serial buses may be used together with any other.

## C8051F060/1/2/3/4/5/6/7

## 1.8. $\quad 16$-Bit Analog to Digital Converters

The C8051F060/1/2/3/4/5/6/7 devices have two on-chip 16-bit SAR ADCs (ADC0 and ADC1), which can be used independently in single-ended mode, or together in differential mode. ADC0 and ADC1 can directly access on-chip or external RAM, using the DMA interface. With a maximum throughput of 1 Msps, the ADCs offer 16 bit performance with two available linearity grades. ADCO and ADC1 each have the capability to use dedicated, on-chip voltage reference circuitry or an external voltage reference source.

The ADCs are under full control of the CIP-51 microcontroller via the associated Special Function Registers. The system controller can also put the ADCs into shutdown mode to save power.

Conversions can be started in four ways; a software command, an overflow of Timer 2, an overflow of Timer 3, or an external signal input. This flexibility allows the start of conversion to be triggered by software events, external HW signals, or a periodic timer overflow signal. The two ADCs can operate independently, or be synchronized to perform conversions at the same time. Conversion completions are indicated by status bits, and can generate interrupts. The resulting 16-bit data words are latched into SFRs upon completion of a conversion. A DMA interface is also provided, which can gather conversions from the ADCs, and directly store them to on-chip or external RAM.

ADCO also contains Window Compare registers, which can be configured to interrupt the controller when ADCO data is within or outside of a specified range. ADCO can monitor a key voltage continuously in background mode, and not interrupt the controller unless the converted data is within the specified window.


Figure 1.12. 16-Bit ADC Block Diagram

## C8051F060/1/2/3/4/5/6/7

## 1.9. $\quad 10$-Bit Analog to Digital Converter

The C8051F060/1/2/3 devices have an on-board 10-bit SAR ADC (ADC2) with a 9-channel input multiplexer and programmable gain amplifier. This ADC features a 200 ksps maximum throughput and true 10bit performance with an INL of $\pm 1$ LSB. Eight input pins are available for measurement and can be programmed as single-ended or differential inputs. Additionally, the on-chip temperature sensor can be used as an input to the ADC. The ADC is under full control of the CIP-51 microcontroller via the Special Function Registers. The ADC2 voltage reference is selected between the analog power supply ( $\mathrm{AV}+$ ) and the external VREF2 pin. User software may put ADC2 into shutdown mode to save power.

A flexible conversion scheduling system allows ADC2 conversions to be initiated by software commands, timer overflows, or an external input signal. Conversion completions are indicated by a status bit and an interrupt (if enabled), and the resulting 10-bit data word is latched into two SFR locations upon completion.

ADC2 also contains Window Compare registers, which can be configured to interrupt the controller when ADC2 data is within or outside of a specified range. ADC2 can monitor a key voltage continuously in background mode, and not interrupt the controller unless the converted data is within the specified window.


Figure 1.13. 10-Bit ADC Diagram

## C8051F060/1/2/3/4/5/6/7

### 1.10. 12-bit Digital to Analog Converters

The C8051F060/1/2/3 MCUs have two integrated 12-bit Digital to Analog Converters (DACs). The MCU data and control interface to each DAC is via the Special Function Registers. The MCU can place either or both of the DACs in a low power shutdown mode.

The DACs are voltage output mode and include a flexible output scheduling mechanism. This scheduling mechanism allows DAC output updates to be forced by a software write or scheduled on a Timer 2, 3, or 4 overflow. The DAC voltage reference is supplied from the dedicated VREFD input pin on C8051F060/2 devices or via the VREF2 pin on C8051F061/3 devices, which is shared with ADC2. The DACs are especially useful as references for the comparators or offsets for the differential inputs of the ADCs.


Figure 1.14. DAC System Block Diagram

## C8051F060/1/2/3/4/5/6/7

### 1.11. Analog Comparators

The C8051F060/1/2/3/4/5/6/7 MCUs include three analog comparators on-chip. The comparators have software programmable hysteresis and response time. Each comparator can generate an interrupt on its rising edge, falling edge, or both. The interrupts are capable of waking up the MCU from sleep mode, and Comparator 0 can be used as a reset source. The output state of the comparators can be polled in software or routed to Port I/O pins via the Crossbar. Outputs from the comparator can be routed through the crossbar. The comparators can be programmed to a low power shutdown mode when not in use.


Figure 1.15. Comparator Block Diagram

## C8051F060/1/2/3/4/5/6/7

## 2. Absolute Maximum Ratings

Table 2.1. Absolute Maximum Ratings*

| Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :--- | :---: | :---: |
| Ambient temperature under bias |  | -55 |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature |  | -65 |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| Voltage on any pin (except VDD, AV+, AVDD, and <br> Port 0) with respect to DGND |  | -0.3 |  | VDD + | V |
| Voltage on any Port 0 Pin with respect to DGND. |  | -0.3 |  | 5.8 | V |
| Voltage on VDD, AV+, or AVDD with respect to DGND |  | -0.3 |  | 4.2 | V |
| Maximum Total current through VDD, AV+, AVDD, <br> DGND, and AGND |  |  | 800 | mA |  |
| Maximum output current sunk by any Port pin |  |  |  | 100 | mA |
| Maximum output current sunk by any other I/O pin |  |  | 50 | mA |  |
| Maximum output current sourced by any Port pin |  |  |  | 100 | mA |
| Maximum output current sourced by any other I/O pin |  |  |  |  | mA |

* Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.


## C8051F060/1/2/3/4/5/6/7

## 3. Global DC Electrical Characteristics

Table 3.1. Global DC Electrical Characteristics
-40 to $+85^{\circ} \mathrm{C}$, 25 MHz System Clock unless otherwise specified.

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Analog Supply Voltage (AV+, AVDD) | (Note 1) | 2.7 | 3.0 | 3.6 |  |
| Digital Supply Voltage (VDD) |  | 2.7 | 3.0 | 3.6 | V |
| Analog-to-Digital Supply Delta (\|VDD - AV+| or |VDD - AVDD|) |  |  |  | 0.5 | V |
| Supply Current from Analog Peripherals (active) | Internal REF, ADC, DAC, Comparators all enabled. (Note 2) |  | $14$ |  | mA |
| Supply Current from Analog Peripherals (inactive) | Internal REF, ADC, DAC, Comparators all disabled, oscillator disabled. |  | 0.2 |  | $\mu \mathrm{A}$ |
| Supply Current from CPU and Digital Peripherals (CPU active) (Note 3) | $\begin{aligned} & \text { VDD }=2.7 \mathrm{~V}, \text { Clock=25 MHz } \\ & \mathrm{VDD}=2.7 \mathrm{~V}, \text { Clock=1 } \mathrm{MHz} \\ & \mathrm{VDD}=2.7 \mathrm{~V} \text {, Clock=32 } \mathrm{kHz} \\ & \mathrm{VDD}=3.0 \mathrm{~V}, \text { Clock=25 MHz } \\ & \mathrm{VDD}=3.0 \mathrm{~V}, \text { Clock=1 } \mathrm{MHz} \\ & \mathrm{VDD}=3.0 \mathrm{~V}, \text { Clock=32 kHz } \end{aligned}$ |  | $\begin{aligned} & 18 \\ & 0.7 \\ & 30 \\ & 20 \\ & 1.0 \\ & 35 \end{aligned}$ |  | mA <br> mA <br> $\mu \mathrm{A}$ <br> mA <br> mA <br> $\mu \mathrm{A}$ |
| Supply Current from CPU and Digital Peripherals (CPU inactive, not accessing Flash) <br> (Note 3) | VDD $=2.7 \mathrm{~V}$, Clock $=25 \mathrm{MHz}$ <br> VDD $=2.7 \mathrm{~V}$, Clock $=1 \mathrm{MHz}$ <br> VDD $=2.7 \mathrm{~V}$, Clock $=32 \mathrm{kHz}$ <br> $\mathrm{VDD}=3.0 \mathrm{~V}$, Clock $=25 \mathrm{MHz}$ <br> VDD $=3.0 \mathrm{~V}$, Clock $=1 \mathrm{MHz}$ <br> VDD=3.0 V, Clock=32 kHz |  | $\begin{aligned} & 13 \\ & 0.5 \\ & 20 \\ & 16 \\ & 0.8 \\ & 23 \end{aligned}$ |  | mA <br> mA <br> $\mu \mathrm{A}$ <br> mA <br> mA <br> $\mu \mathrm{A}$ |
| Supply Current with all systems shut down | Oscillator not running |  | 0.2 |  | $\mu \mathrm{A}$ |
| VDD Supply RAM Data Retention Voltage |  |  | 1.5 |  | V |
| SYSCLK (System Clock) | (Note 4) | 0 |  | 25 | MHz |
| Specified Operating Temperature Range |  | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |

Note 1: Analog Supply AV+ must be greater than 1 V for VDD monitor to operate.
Note 2: Internal Oscillator and VDD Monitor current not included. Individual supply current contributions
for each peripheral are listed in the chapter.
Note 3: Current increases linearly with supply Voltage.
Note 4: SYSCLK must be at least 32 kHz to enable debugging.

## C8051F060/1/2/3/4/5/6/7

## 4. Pinout and Package Definitions

Table 4.1. Pin Definitions

| Name | Pin Numbers |  |  |  | Type | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | F060 | F061 | F064 | F065 |  |  |
|  | F062 | F063 | F066 | F067 |  |  |
| VDD | $\begin{gathered} 37,64 \\ 90 \end{gathered}$ | $\begin{gathered} 26,40 \\ 55 \end{gathered}$ | $\begin{array}{\|c} 37,64 \\ 90 \end{array}$ | $\begin{gathered} 26,40 \\ 55 \end{gathered}$ |  | Digital Supply Voltage. Must be tied to +2.7 to +3.6 V. |
| DGND | $\begin{array}{\|c} \hline 38,63, \\ 89 \end{array}$ | $\begin{gathered} 27,39, \\ 54 \end{gathered}$ | $\begin{array}{\|c\|} \hline 38,63, \\ 89 \end{array}$ | $\begin{gathered} 27,39 \\ 54 \end{gathered}$ |  | Digital Ground. Must be tied to Ground. |
| AV+ | $\begin{gathered} 11,16 \\ 24 \end{gathered}$ | $\begin{gathered} \hline 7,10 \\ 18 \end{gathered}$ | $\begin{gathered} 11,16 \\ 24 \end{gathered}$ | $\begin{gathered} \hline 7,10 \\ 18 \end{gathered}$ |  | Analog Supply Voltage. Must be tied to +2.7 to +3.6 V. |
| AVDD | 13 | 23 | 13 | 23 |  | Analog Supply Voltage. Must be tied to +2.7 to +3.6 V. |
| AGND | $\begin{gathered} 10,14, \\ 17,23 \end{gathered}$ | $\begin{aligned} & 6,11, \\ & 19,22 \end{aligned}$ | $\begin{aligned} & 10,14, \\ & 17,23 \end{aligned}$ | $\begin{aligned} & 6,11, \\ & 19,22 \end{aligned}$ |  | Analog Ground. Must be tied to Ground. |
| TMS | 96 | 52 | 96 | 52 | D In | JTAG Test Mode Select with internal pull-up. |
| TCK | 97 | 53 | 97 | 53 | D In | JTAG Test Clock with internal pull-up. |
| TDI | 98 | 56 | 98 | 56 | D In | JTAG Test Data Input with internal pull-up. TDI is latched on the rising edge of TCK. |
| TDO | 99 | 57 | 99 | 57 | D Out | JTAG Test Data Output with internal pull-up. Data is shifted out on TDO on the falling edge of TCK. TDO output is a tri-state driver. |
| /RST | 100 | 58 | $100$ | $58$ | D I/O | Device Reset. Open-drain output of internal VDD monitor. Is driven low when VDD is $<2.7 \mathrm{~V}$ and MONEN is high. An external source can initiate a system reset by driving this pin low. |
| XTAL1 | $26$ |  | $26$ | 20 | A In | Crystal Input. This pin is the return for the internal oscillator circuit for a crystal or ceramic resonator. For a precision internal clock, connect a crystal or ceramic resonator from XTAL1 to XTAL2. If overdriven by an external CMOS clock, this becomes the system clock. |
| XTAL2 | 27 | 21 | 27 | 21 | A Out | Crystal Output. This pin is the excitation driver for a crystal or ceramic resonator. |
| MONEN | 28 | 63 | 28 | 63 | D In | VDD Monitor Enable. When tied high, this pin enables the internal VDD monitor, which forces a system reset when VDD is $<2.7 \mathrm{~V}$. When tied low, the internal VDD monitor is disabled. Recommended configuration is to connect directly to VDD. |
| VREF | 4 | 61 | 4 | 61 | A Out | Bandgap Voltage Reference Output |
| VREFO | 21 | 15 | 21 | 15 | A I/O | Bandgap Voltage Reference Output for ADC0. ADC0 Voltage Reference Input. |

## C8051F060/1/2/3/4/5/6/7

Table 4.1. Pin Definitions (Continued)

| Name | Pin Numbers |  |  |  | Type | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { F060 } \\ & \hline \text { F062 } \end{aligned}$ | $\begin{aligned} & \hline \text { F061 } \\ & \hline \text { F063 } \\ & \hline \end{aligned}$ | $\begin{gathered} \text { F064 } \\ \hline \text { F066 } \end{gathered}$ | $\begin{gathered} \hline \text { F065 } \\ \hline \text { F067 } \end{gathered}$ |  |  |
|  |  |  |  |  |  |  |
| VRGND0 | 20 | 14 | 20 | 14 | A In | ADC0 Voltage Reference Ground. This pin should be grounded if using the ADC. |
| VBGAPO | 22 | 16 | 22 | 16 | A Out | ADC0 Bandgap Bypass Pin. |
| VREF1 | 6 | 2 | 6 | 2 | A I/O | Bandgap Voltage Reference Output for ADC1. ADC1 Voltage Reference Input. |
| VRGND1 | 7 | 3 | 7 | 3 | A In | ADC1 Voltage Reference Ground. This pin should be grounded if using the ADC. |
| VBGAP1 | 5 | 1 | 5 | 1 | A Out | ADC1 Bandgap Bypass Pin. |
| VREF2 | 2 |  |  |  | A In | ADC2 Voltage Reference Input. |
|  |  | 62 |  |  | A In | ADC2, DAC0, and DAC1 Voltage Reference Input. |
| VREFD | 3 |  |  |  | A In | DAC0 and DAC1 Voltage Reference Input. |
| AINO | 18 | 12 | 18 | 12 | A In | ADCO Signal Input (See ADC0 Specification for complete description). |
| AINOG | 19 | 13 | 19 | 13 | A In | ADCO DC Bias Input (See ADC0 Specification for complete description). |
| AIN1 | 9 | 5 | 9 | 5 | A In | ADC1 Signal Input (See ADC1 Specification for complete description). |
| AIN1G | 8 | 4 | 8 |  | A In | ADC1 DC Bias Input (See ADC1 Specification for complete description). |
| CNVSTR0 | 15 | 9 | 15 | 9 | D In | External Conversion Start Source for ADC0 |
| CNVSTR1 | 12 | 8 | 12 | 8 | D In | External Conversion Start Source for ADC1 |
| CANTX | 94 | 59 |  |  | D Out | Controller Area Network Transmit Output. |
| CANRX | 95 | 60 |  |  | D In | Controller Area Network Receive Input. |
| DAC0 | 25 | $17$ |  |  | A Out | Digital to Analog Converter 0 Voltage Output. (See DAC Specification for complete description). |
| DAC1 | $1$ | 64 |  |  | A Out | Digital to Analog Converter 1 Voltage Output. (See DAC Specification for complete description). |
| P0.0 | 62 | 51 | 62 | 51 | D I/O | Port 0.0. See Port Input/Output section for complete description. |
| P0.1 | 61 | 50 | 61 | 50 | D I/O | Port 0.1. See Port Input/Output section for complete description. |
| P0.2 | 60 | 49 | 60 | 49 | D I/O | Port 0.2. See Port Input/Output section for complete description. |
| P0.3 | 59 | 48 | 59 | 48 | D I/O | Port 0.3. See Port Input/Output section for complete description. |
| P0.4 | 58 | 47 | 58 | 47 | D I/O | Port 0.4. See Port Input/Output section for complete description. |

## C8051F060/1/2/3/4/5/6/7

Table 4.1. Pin Definitions (Continued)

| Name | Pin Numbers |  |  |  | Type | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | F060 | F061 | F064 | F065 |  |  |
|  | F062 | F063 | F066 | F067 |  |  |
| P0.5 | 57 | 46 | 57 | 46 | D I/O | Port 0.5. See Port Input/Output section for complete description. |
| P0.6 | 56 | 45 | 56 | 45 | D I/O | Port 0.6. See Port Input/Output section for complete description. |
| P0.7 | 55 | 44 | 55 | 44 | D I/O | Port 0.7. See Port Input/Output section for complete description. |
| P1.0/AIN2.0 | 36 | 33 | 36 | 33 | $\begin{aligned} & \text { D I/O } \\ & \text { A In } \end{aligned}$ | Port 1.0. See Port Input/Output section for complete description. ADC2 Input Channel 0 (C8051F060/1/2/3 Only). |
| P1.1/AIN2.1 | 35 | 32 | 35 | 32 | $\begin{gathered} \text { D I/O } \\ \text { A In } \end{gathered}$ | Port 1.1. See Port Input/Output section for complete description. <br> ADC2 Input Channel 1 (C8051F060/1/2/3 Only). |
| P1.2/AIN2.2 | 34 | 31 | 34 | 31 | $\begin{aligned} & \text { D I/O } \\ & \text { A In } \end{aligned}$ | Port 1.2. See Port Input/Output section for complete description. ADC2 Input Channel 2 (C8051F060/1/2/3 Only). |
| P1.3/AIN2.3 | 33 | 30 | 33 | 30 | $\begin{gathered} \text { D I/O } \\ \text { A In } \end{gathered}$ | Port 1.3. See Port Input/Output section for complete description. <br> ADC2 Input Channel 3 (C8051F060/1/2/3 Only). |
| P1.4/AIN2.4 | 32 | 29 | 32 |  | D I/O A In | Port 1.4. See Port Input/Output section for complete description. <br> ADC2 Input Channel 4 (C8051F060/1/2/3 Only). |
| P1.5/AIN2.5 | 31 | 28 | $31$ | $28$ | $\begin{aligned} & \text { D I/O } \\ & \text { A In } \end{aligned}$ | Port 1.5. See Port Input/Output section for complete description. <br> ADC2 Input Channel 5 (C8051F060/1/2/3 Only). |
| P1.6/AIN2.6 | 30 | $25$ | $30$ | 25 | $\begin{aligned} & \text { D I/O } \\ & \text { A In } \end{aligned}$ | Port 1.6. See Port Input/Output section for complete description. <br> ADC2 Input Channel 6 (C8051F060/1/2/3 Only). |
| P1.7/AIN2.7 | $29$ | $24$ | 29 | 24 | $\begin{aligned} & \text { D I/O } \\ & \text { A In } \end{aligned}$ | Port 1.7. See Port Input/Output section for complete description. <br> ADC2 Input Channel 7 (C8051F060/1/2/3 Only). |
| P2.0 | 46 | 43 | 46 | 43 | D I/O | Port 2.0. See Port Input/Output section for complete description. |
| P2.1 | 45 | 42 | 45 | 42 | D I/O | Port 2.1. See Port Input/Output section for complete description. |
| $\mathrm{P} 2.2$ | 44 | 41 | 44 | 41 | D I/O | Port 2.2. See Port Input/Output section for complete description. |
| P2.3 | 43 | 38 | 43 | 38 | D I/O | Port 2.3. See Port Input/Output section for complete description. |
| P2.4 | 42 | 37 | 42 | 37 | D I/O | Port 2.4. See Port Input/Output section for complete description. |

## C8051F060/1/2/3/4/5/6/7

Table 4.1. Pin Definitions (Continued)

| Name | Pin Numbers |  |  |  | Type | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | F060 | F061 | F064 | F065 |  |  |
|  | F062 | F063 | F066 | F067 |  |  |
| P2.5 | 41 | 36 | 41 | 36 | D I/O | Port 2.5. See Port Input/Output section for complete description. |
| P2.6 | 40 | 35 | 40 | 35 | D I/O | Port 2.6. See Port Input/Output section for complete description. |
| P2.7 | 39 | 34 | 39 | 34 | D I/O | Port 2.7. See Port Input/Output section for complete description. |
| P3.0 | 54 |  | 54 |  | D I/O | Port 3.0. See Port Input/Output section for complete description. |
| P3.1 | 53 |  | 53 |  | D I/O | Port 3.1. See Port Input/Output section for complete description. |
| P3.2 | 52 |  | 52 |  | D I/O | Port 3.2. See Port Input/Output section for complete description. |
| P3.3 | 51 |  | 51 |  | D I/O | Port 3.3. See Port Input/Output section for complete description. |
| P3.4 | 50 |  | 50 |  | D I/O | Port 3.4. See Port Input/Output section for complete description. |
| P3.5 | 49 |  | 49 |  | D I/O | Port 3.5. See Port Input/Output section for complete description. |
| P3.6 | 48 |  | 48 |  | DI/O | Port 3.6. See Port Input/Output section for complete description. |
| P3.7 | 47 |  |  |  | D I/O | Port 3.7. See Port Input/Output section for complete description. |
| P4.5/ALE | 93 |  | $93$ |  | D I/O | Port 4.5. See Port Input/Output section for complete description. <br> ALE Strobe for External Memory Address Bus (Multiplexed mode). |
| P4.6/ $\overline{\mathrm{RD}}$ | $92$ |  | 92 |  | D I/O | Port 4.6. See Port Input/Output section for complete description. <br> /RD Strobe for External Memory Address Bus. |
| $4.7 \overline{\mathrm{MR}}$ |  |  | 91 |  | D I/O | Port 4.7. See Port Input/Output section for complete description. <br> /WR Strobe for External Memory Address Bus. |
| P5.0/A8 | 88 |  | 88 |  | D I/O | Port 5.0. See Port Input/Output section for complete description. <br> Bit 8 External Memory Address Bus (Non-multiplexed mode). |
| P5.1/A9 | 87 |  | 87 |  | D I/O | Port 5.1. See Port Input/Output section for complete description. |

## C8051F060/1/2/3/4/5/6/7

Table 4.1. Pin Definitions (Continued)

| Name | Pin Numbers |  |  |  | Type | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | F060 | F061 | F064 | F065 |  |  |
|  | F062 | F063 | F066 | F067 |  |  |
| P5.2/A10 | 86 |  | 86 |  | D I/O | Port 5.2. See Port Input/Output section for complete description. |
| P5.3/A11 | 85 |  | 85 |  | D I/O | Port 5.3. See Port Input/Output section for complete description. |
| P5.4/A12 | 84 |  | 84 |  | D I/O | Port 5.4. See Port Input/Output section for complete description. |
| P5.5/A13 | 83 |  | 83 |  | D I/O | Port 5.5. See Port Input/Output section for complete description. |
| P5.6/A14 | 82 |  | 82 |  | D I/O | Port 5.6. See Port Input/Output section for complete description. |
| P5.7/A15 | 81 |  | 81 |  | D I/O | Port 5.7. See Port Input/Output section for complete description. |
| $\begin{aligned} & \text { P6.0/A8m/ } \\ & \text { A0 } \end{aligned}$ | 80 |  | 80 |  | D I/O | Port 6.0. See Port Input/Output section for complete description. <br> Bit 8 External Memory Address Bus (Multiplexed mode). <br> Bit 0 External Memory Address Bus (Non-multiplexed mode). |
| $\begin{gathered} \text { P6.1/A9m/ } \\ \text { A1 } \end{gathered}$ | 79 |  | 79 |  | 110 | Port 6.1. See Port Input/Output section for complete description. |
| $\begin{gathered} \text { P6.2/A10m/ } \\ \text { A2 } \end{gathered}$ | 78 |  | 78 |  | D I/O | Port 6.2. See Port Input/Output section for complete description. |
| $\begin{gathered} \text { P6.3/A11m/ } \\ \text { A3 } \end{gathered}$ | 77 |  |  |  | D I/O | Port 6.3. See Port Input/Output section for complete description. |
| $\begin{gathered} \text { P6.4/A12m/ } \\ \text { A4 } \end{gathered}$ | 76 |  | $76$ |  | D I/O | Port 6.4. See Port Input/Output section for complete description. |
| $\begin{gathered} \text { P6.5/A13m/ } \\ \text { A5 } \end{gathered}$ |  |  | 75 |  | D I/O | Port 6.5. See Port Input/Output section for complete description. |
| P6.6/A14m/ A6 | $74$ |  | 74 |  | D I/O | Port 6.6. See Port Input/Output section for complete description. |
| $\begin{gathered} \mathrm{P} 6.7 / \mathrm{A} 15 \mathrm{~m} / \\ \text { A7 } \end{gathered}$ | 73 |  | 73 |  | D I/O | Port 6.7. See Port Input/Output section for complete description. |
| $\begin{gathered} \text { P7.0/AD0m/ } \\ \text { D0 } \end{gathered}$ | 72 |  | 72 |  | D I/O | Port 7.0. See Port Input/Output section for complete description. <br> Bit 0 External Memory Address/Data Bus (Multiplexed mode). <br> Bit 0 External Memory Data Bus (Non-multiplexed mode). |
| $\begin{gathered} \text { P7.1/AD1m/ } \\ \text { D1 } \end{gathered}$ | 71 |  | 71 |  | D I/O | Port 7.1. See Port Input/Output section for complete description. |

## C8051F060/1/2/3/4/5/6/7

Table 4.1. Pin Definitions (Continued)

| Name | Pin Numbers |  |  |  |  | Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
|  | F060 | F061 | F064 | F065 |  |  |
|  | F062 | F063 | F066 | F067 |  |  |
| P7.2/AD2m/ <br> D2 | 70 |  | 70 |  | D I/O | Port 7.2. See Port Input/Output section for complete <br> description. |
| P7.3/AD3m/ <br> D3 | 69 |  | 69 |  | D I/O | Port 7.3. See Port Input/Output section for complete <br> description. |
| P7.4/AD4m/ <br> D4 | 68 |  | 68 |  | D I/O | Port 7.4. See Port Input/Output section for complete <br> description. |
| P7.5/AD5m/ <br> D5 | 67 |  | 67 |  | D I/O | Port 7.5. See Port Input/Output section for complete <br> description. |
| P7.6/AD6m/ $/$ <br> D6 | 66 |  | 66 |  | D I/O | Port 7.6. See Port Input/Output section for complete <br> description. |
| P7.7/AD7m/ $/ 2$ <br> D7 | 65 |  | 65 |  | D I/O | Port 7.7. See Port Input/Output section for complete <br> description. |
| NC |  | $1,2,3$, <br> 25,94, <br> 95 | $17,59,62$, <br> 60 <br> 64 |  | No Connection. |  |



Figure 4.1. C8051F060 / C8051F062 Pinout Diagram (TQFP-100)

## C8051F060/1/2/3/4/5/6/7



Figure 4.2. C8051F064 I C8051F066 Pinout Diagram (TQFP-100)

## C8051F060/1/2/3/4/5/6/7



Figure 4.3. TQFP-100 Package Drawing


Figure 4.4. C8051F061 / C8051F063 Pinout Diagram (TQFP-64)


Figure 4.5. C8051F065 I C8051F067 Pinout Diagram (TQFP-64)

## C8051F060/1/2/3/4/5/6/7



Figure 4.6. TQFP-64 Package Drawing

## C8051F060/1/2/3/4/5/6/7

## 5. 16-Bit ADCs (ADC0 and ADC1)

The ADC subsystem for the C8051F060/1/2/3/4/5/6/7 consists of two 1 Msps, 16-bit successive-approxi-mation-register ADCs with integrated track-and-hold, a Programmable Window Detector, and a DMA interface (see block diagrams in Figure 5.1 and Figure 5.2). The ADCs can be configured as two separate, single-ended ADCs, or as a differential pair. The Data Conversion Modes, Window Detector, and DMA interface are all configurable under software control via the Special Function Registers shown in Figure 5.1 and Figure 5.2. The voltage references used by ADC0 and ADC1 are selected as described in Section 5.2. The ADCs and their respective track-and-hold circuitry can be independently enabled or disabled with the Special Function Registers. Either ADC can be enabled by setting the ADnEN bit in the ADC's Control register (ADCnCN) to logic 1. The ADCs are in low power shutdown when these bits are logic 0.


Figure 5.1. 16-Bit ADC0 and ADC1 Control Path Diagram

## C8051F060/1/2/3/4/5/6/7



Figure 5.2. 16-bit ADCO and ADC1 Data Path Diagram

### 5.1. Single-Ended or Differential Operation

ADC0 and ADC1 can be programmed to operate independently as single-ended ADCs, or together to accept a differential input. In single-ended mode, the ADCs can be configured to sample simultaneously, or to use different conversion speeds. In differential mode, ADC1 is a slave to ADC0, and its configuration is based on ADCO settings, except during offset or gain calibrations. The DIFFSEL bit in the Channel Select Register AMXOSL (Figure 5.6) selects between single-ended and differential mode.

### 5.1.1. Pseudo-Differential Inputs

The inputs to the ADCs are pseudo-differential. The actual voltage measured by each ADC is equal to the voltage between the AINn pin and the AINnG pin. AINnG must be a DC signal between -0.2 and 0.6 V . In most systems, AINnG will be connected to AGND. If not tied to AGND, the AINnG signal can be used to negate a limited amount of fixed offset, but it is recommended that the internal offset calibration features of the device be used for this purpose. When operating in differential mode, AINOG and AIN1G should be tied together. AINn must remain above AINnG in both modes for accurate conversion results.

## C8051F060/1/2/3/4/5/6/7

### 5.2. Voltage Reference

The voltage reference circuitries for ADC0 and ADC1 allow for many different voltage reference configurations. Each ADC has the capability to use its own dedicated, on-chip voltage reference, or an off-chip reference circuit. A block diagram of the reference circuitry for one ADC is shown in Figure 5.3.

The internal voltage reference circuit for each ADC consists of an independent, temperature stable 1.2 V bandgap voltage reference generator, with an output buffer amplifier which multiplies the bandgap reference by 2. The maximum load seen by the VREFn (VREF0 or VREF1) pin must be less than $100 \mu \mathrm{~A}$ to AGND. Bypass capacitors of $0.1 \mu \mathrm{~F}$ and $47 \mu \mathrm{~F}$ are recommended from the VREFn pin to VRGNDn.

The voltage reference circuitry for each ADC is controlled in the Reference Control Registers. REFOCN (defined in Figure 5.11) is the Reference Control Register for ADC0, and REF1CN (defined in Figure 5.12) is the Reference Control Register for ADC1. The REFnCN registers are used to enable/disable the internal reference and bias generator circuitry for each ADC independently. The BIASEn bits enable the on-board bias generators for each ADC, while the REFBEn bits enable the $2 x$ buffer amplifiers which drive the VREFn pins. When disabled, the supply current drawn by the bandgap and buffer amplifier falls to less than $1 \mu \mathrm{~A}$ (typical) and the output of the buffer amplifier enters a high impedance state (approximately 25 k Ohms). If the internal voltage reference for an ADC is used, the BIASEn and REFBEn bits for that ADC must both be set to logic 1. If an external reference is used, the REFBEn bit should be set to logic 0 . Note that the BIASEn bit for an ADC must be set to logic 1 to enable that ADC, regardless of the voltage reference that is used. If an ADC is not being used, the BIASEn bit can be set to logic 0 to conserve power. The electrical specifications for the Voltage References are given in Table 5.3.


Figure 5.3. Voltage Reference Block Diagram

## C8051F060/1/2/3/4/5/6/7

### 5.3. ADC Modes of Operation

ADC0 and ADC1 have a maximum conversion speed of 1 Msps. The conversion clocks for the ADCs are derived from the system clock. The ADCnSC bits in the ADCnCF register determine how many system clocks (from 1 to 16) are used for each conversion clock.

### 5.3.1. Starting a Conversion

For ADCO, conversions can be initiated in one of four ways, depending on the programmed states of the ADC0 Start of Conversion Mode bits (ADOCM1, ADOCM0) in ADCOCN. For ADC0, conversions may be initiated by:

1. Writing a ' 1 ' to the ADOBUSY bit of ADCOCN;
2. A Timer 3 overflow (i.e. timed continuous conversions);
3. A rising edge detected on the external ADC convert start signal, CNVSTRO;
4. A Timer 2 overflow (i.e. timed continuous conversions).

ADC1 conversions can be initiated in five different ways, according to the ADC1 Start of Conversion Mode bits (AD1CM2-AD1CM0) in ADC1CN. For ADC1, conversions may be initiated by:

1. Writing a ' 1 ' to the AD1BUSY bit of ADC1CN;
2. A Timer 3 overflow (i.e. timed continuous conversions)
3. A rising edge detected on the external ADC convert start signal, CNVSTR1;
4. A Timer 2 overflow (i.e. timed continuous conversions);
5. Writing a ' 1 ' to the ADOBUSY bit of ADCOCN.

The ADnBUSY bit is set to logic 1 during conversion and restored to logic 0 when conversion is complete. The falling edge of ADnBUSY triggers an interrupt (when enabled) and sets the ADnINT interrupt flag (ADCnCN.5). In single-ended mode, the converted data for ADCn is available in the ADCn data word MSB and LSB registers, ADCnH, ADCnL. In differential mode, the converted data (combined from ADC0 and ADC1) is available in the ADC0 data word MSB and LSB registers, ADCOH, ADCOL.

When initiating conversions by writing a ' 1 ' to ADnBUSY, the ADnINT bit should be polled to determine when a conversion has completed (ADCn interrupts may also be used). The recommended polling procedure is shown below.

Step 1. Write a '0' to ADnINT;
Step 2. Write a ' 1 ' to ADnBUSY;
Step 3. Poll ADnINT for ' 1 ';
Step 4. Process ADCn data.
When an external start-of-conversion source is required in differential mode the two pins (CNVSTR0 and CNVSTR1) should be tied together.

### 5.3.2. Tracking Modes

The ADnTM bit in register ADCnCN controls the ADCn track-and-hold mode. When the ADC is enabled, the ADC input is continuously tracked when a conversion is not in progress. When the ADnTM bit is logic 1, each conversion is preceded by a tracking period (after the start-of-conversion signal). When the CNVSTRn signal is used to initiate conversions, the ADC will track until a rising edge occurs on the CNVSTRn pin (see Figure 5.4 and Table 5.1 for conversion timing parameters). Setting ADnTM to 1 can be useful to ensure that settling time requirements are met when an external multiplexer is used on the analog input (see Section "5.3.3. Settling Time Requirements" on page 56).

## C8051F060/1/2/3/4/5/6/7

## A. ADC Timing for External Trigger Source

CNVSTRn


## B. ADC Timing for Internal Trigger Sources



Figure 5.4. ADC Track and Conversion Example Timing

Table 5.1. Conversion Timing ( $\mathrm{t}_{\text {conv }}$ )

| ADnSC3-0 | ADCnTM $=0$ | ADCnTM $=1$ | ADnSC3-0 | ADCnTM $=0$ | ADCnTM $=1$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0000 | $21^{*}{ }_{\text {SYSCLLK }}$ | ${ }^{38}{ }^{*} \mathrm{I}_{\text {SYSCLK }}$ | 1000 | ${ }^{171{ }^{*}{ }_{\text {SYSCLK }}}$ | ${ }^{315 *}{ }_{\text {SYSCLK }}$ |
| 0001 | $40 *$ tsYSCLK | ${ }^{72}{ }^{\text {* }}$ SYSCLK | 1001 | ${ }^{189}{ }^{*}$ SYSCLK | $3^{349 *}$ SYSCLK |
| 0010 | $58{ }^{*}$ SYSCLK | $106 * *$ SYSCLK | 1010 | ${ }^{208 *}$ trysclk | ${ }^{384 *}{ }^{\text {t }}$ SYSCLK |
| 0011 | ${ }^{78 *}{ }^{\text {* }}$ SYSCLK | ${ }^{142^{*}{ }^{\text {S SYSCLK }} \text { ( }}$ | 1011 | ${ }^{226 * *}$ SYSCLK | ${ }^{418 *}$ tsYSCLK |
| 0100 | ${ }^{97}{ }^{*}$ SYSCLK | ${ }^{177 *}{ }^{\text {S SYSCLK }}$ | 1100 | ${ }^{245 *}{ }^{\text {s SYSCLK }}$ | $453{ }^{*}{ }_{\text {SYSCLK }}$ |
| $0101$ | $115{ }^{*}{ }_{\text {SYSCLK }}$ | $211{ }^{*}{ }_{\text {SYSCLK }}$ | 1101 | ${ }^{263 *}{ }^{*}$ SYSCLK | ${ }^{487 *}{ }^{\text {¢ SYSCLK }}$ |
| $0110$ | $134{ }^{*}$ SYSCLK | $246{ }^{\text {* }}$ SYSCLK | 1110 | $282^{*}$ SYSCLK | $522{ }^{*}$ SYSCLK |
| 0111 | ${ }^{152}{ }^{*}$ SYSCLK | ${ }^{280}{ }^{*}$ SYSCLK | 1111 | ${ }^{300 *}$ tsYSCLK | $556 *{ }^{\text {SYSCLK }}$ |

## C8051F060/1/2/3/4/5/6/7

### 5.3.3. Settling Time Requirements

The ADC requires a minimum tracking time before an accurate conversion can be performed. This tracking time is determined by the ADC input resistance, the ADC sampling capacitance, any external source resistance, and the accuracy required for the conversion. Figure 5.5 shows the equivalent ADC input circuits for both Differential and Single-ended modes. Notice that the equivalent time constant for both input circuits is the same. The required settling time for a given settling accuracy ( $S A$ ) may be approximated by Equation 5.1. An absolute minimum tracking time of 280 ns is required prior to the start of a conversion.

$$
t=\ln \left(\frac{2^{n}}{S A}\right) \times R_{\text {TOTAL }} C_{\text {SAMPLE }}
$$

## Equation 5.1. ADCO Settling Time Requirements

Where:
SA is the settling accuracy, given as a fraction of an LSB (for example, 0.25 to settle within $1 / 4$ LSB) $t$ is the required settling time in seconds $R_{\text {TOTAL }}$ is the sum of the ADC input resistance and any external source resistance. $n$ is the ADC resolution in bits (16).

Differential Mode

AINO


AIN1


## Single-Ended Mode



Figure 5.5. ADC0 and ADC1 Equivalent Input Circuits

Figure 5.6. AMXOSL: AMUX Configuration Register


## C8051F060/1/2/3/4/5/6/7

Figure 5.7. ADCOCF: ADC0 Configuration Register

| R/W | R/W | R/W | R/W | R/W | R/w | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AD0SC3 | AD0SC2 | AD0SC1 | ADOSC0 | ADOSCAL | ADOGCAL | ADOLCAL | AD0OCA | 11110000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
| Bits 7-4: | AD0SC3-0: ADC0 SAR Conversion Clock Period Bits. SAR Conversion clock is divided down from the system clock according to the ADOSC bits (ADOSC3-0). The number of system clocks used for each SAR conversion clock is equal to ADOSC + 1. (Note: the ADCO SAR Conversion Clock should be less than or equal to 25 MHz ). See Table 5.1 for conversion timing details. |  |  |  |  |  |  |  |
| Bit 3: | ADOSCAL: System Calibration Enable. <br> 0 : Internal ground and reference voltage are used during offset and gain calibration. <br> 1: External voltages can be used during offset and gain calibration. |  |  |  |  |  |  |  |
| Bit 2: | ADOGCAL <br> Read: <br> 0: Gain Ca <br> 1: Gain Ca <br> Write: <br> 0: No Effec <br> 1: Initiates | ain Calib ation is ation is in <br> ain calib | ion. <br> pleted or rogress. <br> on if ADCO | not yet sta <br> 0 is idle. | ed. |  |  |  |
| Bit 1: | ADOLCAL: <br> Read <br> 0: Linearity <br> 1: Linearity <br> Write <br> 0: No Effec <br> 1: Initiates | nearity <br> alibration <br> alibration <br> nearity c | ration <br> completed <br> in progre <br> ration if | DCO is idle | started |  |  |  |
| Bit 0: | AD0OCAL <br> Read: <br> 0: Offset C <br> 1: Offset C <br> Write: <br> 0: No Effec <br> 1: Initiates | ffset Calib ration is ration is offset ca | tion. <br> mpleted progress <br> ration if $A$ | not yet sta <br> C0 is idle. | rted. |  |  |  |

Figure 5.8. ADC1CF: ADC1 Configuration Register


## C8051F060/1/2/3/4/5/6/7

Figure 5.9. ADCOCN: ADC0 Control Register


## C8051F060/1/2/3/4/5/6/7

Figure 5.10. ADC1CN: ADC1 Control Register


## C8051F060/1/2/3/4/5/6/7

Figure 5.11. REF0CN: Reference Control Register 0

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | - | - | - | BIASE0 | REFBE0 | 00000000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
| Bits7-2: <br> Bit1: | RESERVED. Read $=000000 \mathrm{~b}$; Write $=000000 \mathrm{~b}$. <br> BIASEO: ADC0 Bias Generator Enable Bit. (Must be ' 1 ' if using ADC0). <br> 0 : ADCO Internal Bias Generator Off. <br> 1: ADCO Internal Bias Generator On. <br> REFBEO: Internal Reference Buffer for ADCO Enable Bit. <br> 0: Internal Reference Buffer for ADCO Off. External voltage reference can be used. <br> 1: Internal Reference Buffer for ADCO On. Internal voltage reference is driven on the VREFO pin. |  |  |  |  |  |  |  |
| Bit0: |  |  |  |  |  |  |  |  |

Figure 5.12. REF1CN: Reference Control Register 1

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value$00000000$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  |  |  | , | BIASE1 | REFBE1 |  |
| Bit7 | Bit6 | Bit5 | Bit4 |  | Bit2 | Bit1 | Bit0 SFR Addres SFR Pag |  |
| Bits7-2: | RESERVED. Read $=000000 \mathrm{~b}$; Write $=000000 \mathrm{~b}$. |  |  |  |  |  |  |  |
| Bit1: | 0: ADC1 Internal Bias Generator Off. |  |  |  |  |  |  |  |
| Bit0: | REFBE1: <br> 0: Internal <br> 1: Internal pin. | 1: Internal Reference Buffer for ADC1 On. Internal voltage reference is driven on the VREF1 pin. |  |  | nable | referenc ference | an be us driven on | VREF1 |

## C8051F060/1/2/3/4/5/6/7

Figure 5.13. ADCOH: ADCO Data Word MSB Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
|  |  |  |  |  |  |  | २ Addr SFR P | 0xBF 0 |
| Bits 7-0: ADCO Data Word High-Order Bits. |  |  |  |  |  |  |  |  |

Figure 5.14. ADCOL: ADCO Data Word LSB Register


## C8051F060/1/2/3/4/5/6/7

Figure 5.15. ADC0 Data Word Example

16-bit ADC0 Data Word appears in the ADC0 Data Word Registers as follows:
Example: ADCO Data Word Conversion Map, AINO Input in Single-Ended Mode (AMXOSL $=0 \times 00$ )

| AINO-AINOG (Volts) | ADCOH:ADC0L |
| :---: | :---: |
| VREF * $65535 / 65536)$ | $0 x F F F F$ |
| VREF / 2 | $0 \times 8000$ |
| VREF * $(32767 / 65536)$ | $0 \times 7 F F F$ |
| 0 | $0 \times 0000$ |

Example: ADC0 Data Word Conversion Map, AIN0-AIN1 Differential Input Pair (AMXOSL = 0x40)

| AINO-AIN1 (Volts) | ADC0H:ADC0L |
| :---: | :---: |
| VREF * (32767/32768) | $0 \times 7 F F F$ |
| VREF / | $0 \times 4000$ |
| VREF * (1/32768) | $0 \times 0001$ |
| 0 | $0 \times 0000$ |
| -VREF * $1 / 32768)$ | $0 \times F F F F$ |
| - VREF / 2 | $0 \times C 000$ |
| -VREF | $0 \times 8000$ |

Code $=\operatorname{Vin} \times \frac{\text { Gain }}{V R E F} \times 2^{n} \quad n$ ' $=16$ for Single-Ended; ' $n$ ' $=15$ for Differential.

## C8051F060/1/2/3/4/5/6/7

Figure 5.16. ADC1H: ADC1 Data Word MSB Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | 00000000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |

Bits 7-0: ADC1 Data Word High-Order Bits.

Figure 5.17. ADC1L: ADC1 Data Word LSB Register


Figure 5.18. ADC1 Data Word Example

16-bit ADC1 Data Word appears in the ADC1 Data Word Registers as follows:
Example: ADC1 Data Word Conversion Map, AIN1 Input in Single-Ended Mode
(AMX1SL $=0 \times 00$ )

| AIN1-AIN1G (Volts) | ADC1H:ADC1L |
| :---: | :---: |
| VREF * $65535 / 65536)$ | $0 \times F F F F$ |
| VREF/2 | $0 \times 8000$ |
| VREF * $^{(32767 / 65536)}$ | $0 \times 7 F F F$ |
| 0 | $0 \times 0000$ |

Code $=\operatorname{Vin} \times \frac{\text { Gain }}{V R E F} \times 2^{n} \quad ; \quad$ ' $n=16$
For differential mode, the differential data word appears in ADCOH and ADCOL. The singleended ADC1 results are always present in ADC1H and ADC1L, regardless of the operating mode.

## C8051F060/1/2/3/4/5/6/7

### 5.4. Calibration

The ADCs are calibrated for linearity, offset, and gain in production. ADC0 and ADC1 can also be independently calibrated for each of these parameters in-system. Calibrations are initiated using bits in the ADC0 or ADC1 Configuration Register. The calibration coefficients can be accessed using the ADC Calibration Pointer Register (ADCOCPT, Figure 5.22) and the ADC Calibration Coefficient Register (ADCOCCF, Figure 5.23). The CPTR bits in ADCOCPT allow the ADCOCCF register to read and write specific calibration coefficients. Figure 5.19 shows the Calibration Coefficient locations.

Figure 5.19. Calibration Coefficient Locations

|  | ADCOCCF |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|c\|} \hline \text { ADC0CPT } \\ \text { Bits 5-0 } \\ \hline \end{array}$ | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| 0x00 | Linearity Calibration Coefficients (locations 0x00 through 0x12) |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
| 0x12 |  |  |  |  |  |  |  |  |
| 0x13 | Offset7 | Offset6 | Offset5 | Offset4 | Offset3 | Offset2 | Offset1 | Offset0 |
| 0x14 |  |  | Offset13 | Offset12 | Offset11 | Offset10 | Offset9 | Offset8 |
| 0x15 | Gain7 | Gain6 | Gain5 | Gain4 | Gain3 | Gain2 | Gain1 | Gain0 |
| 0x16 |  |  |  | Gain12 | Gain11 | Gain10 | Gain9 | Gain8 |

The ADCs are calibrated for linearity in production. Under normal circumstances, no additional linearity calibration is necessary. If linearity calibrations are desired, they can be initiated by setting the ADCnLCAL bit to ' 1 '. When the calibration is finished, the ADCnLCAL bit will be set to ' 0 ' by the hardware. Linearity Calibration Coefficients are stored in the locations shown in Figure 5.19.

Offset and gain calibrations can be performed using either internal or external voltages as calibration sources. The ADCnSCAL bit determines whether the internal or external voltages are used in the calibration process. To ensure accuracy, offset calibration should be done prior to a gain calibration. The offset and gain calibration coefficients are decoded in Figure 5.20. Offset calibration is initiated by setting the ADCnOCAL bit to ' 1 '. When the calibration is finished, the ADCnOCAL bit will be set to ' 0 ' by the hardware. Offset calibration can compensate for offset errors of approximately $\pm 3.125 \%$ of full scale. The offset value is added to the AINnG input prior to digitization by the ADC. Gain calibration is initiated by setting the ADCnGCAL bit to ' 1 '. When the calibration is finished, the ADCnGCAL bit will be set to ' 0 ' by the hardware. Gain calibration can compensate for slope errors of approximately $\pm 3.125 \%$. The gain value is added to the ADC's VREF path to change the slope of the converter's transfer function. Figure 5.21 shows how the offset and gain values affect the analog signals used by the ADC.

Figure 5.20. Offset and Gain Register Mapping

The offset register value affects the offset at the analog input as follows:

| Offset Register (14 Bits) | Approximate Offset Change (V) |
| :---: | :---: |
| $0 \times 3 F F F$ | $-3.125 \%$ * VREF |
| $0 \times 2000$ | 0 |
| $0 \times 0000$ | $+3.125 \%$ * VREF |

$$
\text { Offset Change } \cong \frac{0 \times 2000-\text { Offset Register }}{8192} \times 3.125 \% \times V R E F
$$

The gain register value affects the slope of the ADC transfer function as follows:

| Gain Register (13 Bits) | Approximate Slope Change |
| :---: | :---: |
| $0 \times 1 F F F$ | $+3.125 \%$ |
| $0 \times 1000$ | 0 |
| $0 \times 0000$ | $-3.125 \%$ |

$$
\text { Slope Change } \cong \frac{\text { Gain Register }-0 \times 1000}{4096} \times 3.125 \%
$$

Figure 5.21. Offset and Gain Calibration Block Diagram


## C8051F060/1/2/3/4/5/6/7

Figure 5.22. ADCOCPT: ADC Calibration Pointer Register


Figure 5.23. ADC0CCF: ADC Calibration Coefficient Register


Bits 7-0: Calibration Coefficients at the location specified in ADCOCPT. See Table 5.19.

## C8051F060/1/2/3/4/5/6/7

### 5.5. ADCO Programmable Window Detector

The ADCO Programmable Window Detector continuously compares the ADC0 output to user-programmed limits, and notifies the system when an out-of-bound condition is detected. This is especially effective in an interrupt-driven system, saving code space and CPU bandwidth while delivering faster system response times. The window detector interrupt flag (ADOWINT in ADCOCN) can also be used in polled mode. The high and low bytes of the reference words are loaded into the ADCO Greater-Than and ADCO Less-Than registers (ADCOGTH, ADCOGTL, ADCOLTH, and ADCOLTL). The Window Detector can be used in singleended or differential mode. In signle-ended mode, the Window Detector compares the ADC0GTx and ADCOLTx registers to the output of ADC0. In differential mode, the combined output of ADC0 and ADC1 (contained in the ADC0 data registers) is used for the comparison. Reference comparisons are shown starting on page 71. Notice that the window detector flag can be asserted when the measured data is inside or outside the user-programmed limits, depending on the programming of the ADCOGTx and ADCOLTx registers.

Figure 5.24. ADC0GTH: ADCO Greater-Than Data High Byte Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | 11111111 |
| Bit7 | Bit6 | Bit5 Bit4 |  | Bit3 |  | Bit1 | Bit0 |  |
|  |  |  |  |  | $\begin{aligned} & \text { SFR Addre } \\ & \text { SFR Pa } \end{aligned}$ | $\begin{aligned} & 0 x C 5 \\ & 0 \end{aligned}$ |
| Bits 7-0: | byte | C0 G | Than |  |  |  |  |  |

Figure 5.25. ADC0GTL: ADCO Greater-Than Data Low Byte Register


Bits 7-0: Low byte of ADC0 Greater-Than Data Word.

## C8051F060/1/2/3/4/5/6/7

Figure 5.26. ADCOLTH: ADCO Less-Than Data High Byte Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
|  |  |  |  |  |  |  | R Addr SFR P | $0 x C 7$ 0 |
| Bits 7-0: High byte of ADCO Less-Than Data Word. |  |  |  |  |  |  |  |  |

Figure 5.27. ADCOLTL: ADC0 Less-Than Data Low Byte Register


## C8051F060/1/2/3/4/5/6/7

Figure 5.28. 16-Bit ADCO Window Interrupt Example: Single-Ended Data


## C8051F060/1/2/3/4/5/6/7

Figure 5.29. 16-Bit ADCO Window Interrupt Example: Differential Data


## C8051F060/1/2/3/4/5/6/7

Table 5.2. 16-Bit ADC0 and ADC1 Electrical Characteristics
$\mathrm{VDD}=3.0 \mathrm{~V}, \mathrm{AV}+=3.0 \mathrm{~V}, \mathrm{AVDD}=3.0 \mathrm{~V}, \mathrm{VREF}=2.50 \mathrm{~V}(\mathrm{REFBE}=0),-40$ to $+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DC Accuracy |  |  |  |  |  |
| Resolution |  | 16 |  |  | bits |
| Integral Nonlinearity (C8051F060/1/4/5/6/7) | Single-Ended Differential |  | $\begin{gathered} \pm 0.75 \\ \pm 0.5 \end{gathered}$ | $\begin{aligned} & \pm 2 \\ & \pm 1 \end{aligned}$ | LSB |
| Integral Nonlinearity (C8051F062/3) | Single-Ended Differential |  | $\begin{gathered} \pm 1.5 \\ \pm 1 \end{gathered}$ | $\begin{aligned} & \pm 4 \\ & \pm 2 \end{aligned}$ | LSB |
| Differential Nonlinearity | Guaranteed Monotonic |  | $\pm 0.5$ |  | LSB |
| Offset Error |  |  | 0.1 |  | mV |
| Full Scale Error |  |  | 0.008 |  | \%F.S. |
| Gain Temperature Coefficient |  |  | 0.5 |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Dynamic Performance (Sampling Rate = 1 Msps, AVDD, AV+ = 3.3V) |  |  |  |  |  |
| Signal-to-Noise Plus Distortion | $\begin{aligned} & \text { Fin }=10 \mathrm{kHz} \text {, Single-Ended } \\ & \text { Fin }=100 \mathrm{kHz} \text {, Single-Ended } \\ & \text { Fin }=10 \mathrm{kHz} \text {, Differential } \\ & \text { Fin }=100 \mathrm{kHz} \text {, Differential } \end{aligned}$ |  | $\begin{aligned} & 86 \\ & 84 \\ & 89 \\ & 88 \end{aligned}$ |  | dB <br> dB <br> dB <br> dB |
| Total Harmonic Distortion | $\begin{aligned} & \text { Fin }=10 \mathrm{kHz} \text {, Single-Ended } \\ & \text { Fin }=100 \mathrm{kHz} \text {, Single-Ended } \\ & \text { Fin }=10 \mathrm{kHz} \text {, Differential } \\ & \text { Fin }=100 \mathrm{kHz} \text {, Differential } \end{aligned}$ |  | $\begin{gathered} \hline 96 \\ 84 \\ 103 \\ 93 \end{gathered}$ |  | dB <br> dB <br> dB <br> dB |
| Spurious-Free Dynamic Range | $\begin{aligned} & \text { Fin }=10 \mathrm{kHz} \text {, Single-Ended } \\ & \text { Fin }=100 \mathrm{kHz} \text {, Single-Ended } \\ & \text { Fin }=10 \mathrm{kHz} \text {, Differential } \\ & \text { Fin }=100 \mathrm{kHz} \text {, Differential } \end{aligned}$ |  | $\begin{gathered} 97 \\ 88 \\ 104 \\ 99 \end{gathered}$ |  | dB <br> dB <br> dB <br> dB |
| CMRR | Fin $=10 \mathrm{kHz}$ |  | 86 |  | dB |
| Channel Isolation |  |  | 100 |  | dB |


| Timing |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SAR Clock Frequency |  |  |  | 25 | MHz |
| Conversion Time in SAR Clocks |  | 18 |  |  | clocks |
| Track/Hold Acquisition Time |  | 280 |  |  | ns |
| Throughput Rate |  |  |  | 1 | Msps |
| Aperture Delay | External CNVST Signal |  | 1.5 |  | ns |
| RMS Aperture Jitter | External CNVST Signal |  | 5 |  | ps |
| Analog Inputs |  |  |  |  |  |
| Input Voltage Range | Single-Ended (AINn - AINnG) Differential (AINO - AIN1) | $\begin{gathered} 0 \\ \text {-VREF } \end{gathered}$ |  | VREF <br> VREF | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Input Capacitance |  |  | 80 |  | pF |

## C8051F060/1/2/3/4/5/6/7

Table 5.2. 16-Bit ADC0 and ADC1 Electrical Characteristics (Continued)
VDD $=3.0 \mathrm{~V}, \mathrm{AV}+=3.0 \mathrm{~V}, \mathrm{AVDD}=3.0 \mathrm{~V}, \mathrm{VREF}=2.50 \mathrm{~V}($ REFBE=0 $),-40$ to $+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Operating Input Range | AIN0 or AIN1 | -0.2 |  | AV+ | V |
|  | AIN0G or AIN1G (DC Only) | -0.2 |  | 0.6 | V |
| Power Specifications <br> Power Supply Current (each <br> ADC) Operating Mode, 1 Msps |  |  |  |  |  |
|  | AV+ |  | 4.0 |  | mA |
|  | AVDD |  | 2.0 | mA |  |
|  | Shutdown Mode |  | $<1$ | $\mu \mathrm{l}$ |  |
| Power Supply Rejection | VDD $\pm 5 \%$ |  | $\pm 0.5$ |  | LSB |

Table 5.3. Voltage Reference 0 and 1 Electrical Characteristics
VDD $=3.0 \mathrm{~V}, \mathrm{AV}+=3.0 \mathrm{~V}, \mathrm{AVDD}=3.0 \mathrm{~V},-40$ to $+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :--- | :--- | :---: |
| Internal Reference | $25^{\circ} \mathrm{C}$ ambient | 2.36 | 2.43 | 2.48 | V |
| Output Voltage |  |  | 15 |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| VREF Temperature Coefficient |  |  | 1.5 |  | mA |
| Power Supply Current (each <br> Voltage Reference) | $\mathrm{AV}+$ |  |  |  |  |
| External Reference |  | 2.0 |  | $\mathrm{AV}+$ | V |
| Input Voltage Range | ADC throughput = 1 Msps |  | 450 |  | $\mu \mathrm{~A}$ |
| Input Current |  |  |  |  |  |

## C8051F060/1/2/3/4/5/6/7

## 6. Direct Memory Access Interface (DMA0)

The DMA interface works in conjunction with ADC0 and ADC1 to write ADC outputs directly to a specified region of XRAM. The DMA interface is configured by software using the Special Function Registers shown in Figure 6.1. Up to 64 instructions can be programmed into the Instruction Buffer to designate a sequence of DMA operations. The Instruction Buffer is accessed by the DMA Control Logic, which gathers the appropriate data from the ADCs and controls writes to XRAM. The DMA instructions tell the DMA Control Logic which $\operatorname{ADC}(\mathrm{s})$ to expect results from, but do not initiate the actual conversions. It is important to configure the ADCs for the desired start-of-conversion source, voltage reference, and SAR clock frequency prior to starting the DMA interface. For information on setting up the ADCs, refer to Section " 5 . 16-Bit ADCs (ADC0 and ADC1)" on page 51.

Figure 6.1. DMAO Block Diagram


### 6.1. Writing to the Instruction Buffer

The Instruction Buffer has 64 8-bit locations that can be programmed with a sequence of DMA instructions. Filling the Instruction Buffer is done with the Special Function Registers DMAOIPT (DMA Instruction Write Address Register, Figure 6.6) and DMAOIDT (DMA Instruction Write Data Register, Figure 6.7). Instructions are written to the Instruction Buffer at address DMAOIPT when the instruction word is written to DMAOIDT. Reading the register DMAOIDT will return the instruction word at location DMAOIPT. After a write or read operation on DMAOIDT, the DMAOIPT register is automatically incremented to the next Instruction Buffer location.

## C8051F060/1/2/3/4/5/6/7

### 6.2. DMAO Instruction Format

DMA instructions can request single-ended data from both ADC0 and ADC1, as well as the differential combination of the two ADC inputs. The instruction format is identical to the DMAOIDT register, shown in Figure 6.7. Depending on which bits are set to ' 1 ' in the instruction word, either 2 or 4 bytes of data will be written to XRAM for each DMA instruction cycle (excluding End-Of-Operation instructions). Table 6.1 details all of the valid DMA instructions. Instructions not listed in the table are not valid DMA instructions, and should not be used. Note that the ADCs can be independently controlled by the microcontroller when their outputs are not requested by the DMA.

Table 6.1. DMAO Instruction Set

| Instruction <br> Word | Description | First Data Written <br> to XRAM (2 bytes) | Second Data <br> Written to XRAM <br> (2 bytes) |
| :--- | :--- | :---: | :---: |
| 00000000b | End-Of-Operation | none | none |
| $10000000 b$ | End-Of-Operation with Continuous Conversion | none | none |
| $x 0010000 b$ | Retrieve ADC0 Data | ADCOH:ADC0L | none |
| $\times 0100000 b$ | Retrieve ADC1 Data | ADC1H:ADC1L | none |
| $\times 0110000 b$ | Retrieve ADC0 and ADC1 Data | ADC0H:ADC0L <br> (differential result <br> from both ADCs) | ADC1H:ADC1L |
| $\times 10 \times 0000 b$ | Retrieve Differential Data | ADC0H:ADC0L <br> (differential result <br> from both ADCs) | ADC1H:ADC1L |
| $\times 11 \times 0000 b$ | Retrieve Differential and ADC1 Data |  |  |

### 6.3. XRAM Addressing and Setup

The DMA Interface can be configured to access either on-chip or off-chip XRAM. Any writes to on-chip XRAM by the DMA Control Logic occur when the processor core is not accessing the on-chip XRAM. This ensures that the DMA will not interfere with processor instruction timing.

Off-chip XRAM access (only available on the C8051F060/2/4/6) is controlled by the DMAOHLT bit in DMA0CF (DMA Configuration Register, Figure 6.5). The DMA will have full access to off-chip XRAM when this bit is ' 0 ', and the processor core will have full access to off-chip XRAM when this bit is ' 1 '. The DMAOHLT bit should be controlled in software when both the processor core and the DMA Interface require access to off-chip XRAM data space. Before setting DMAOHLT to ' 1 ', the software should check the DMA0XBY bit to ensure that the DMA is not currently accessing off-chip XRAM. The processor core cannot access off-chip XRAM while DMAOHLT is ' 0 '. The processor will continue as though it was able to perform the desired memory access, but the data will not be written to or read from off-chip XRAM. When the processor core is finished accessing off-chip XRAM, DMAOHLT should be set back to '0'in software to return control to the DMA Interface. The DMA Control Logic will wait until DMAOHLT is '0' before writing data to off-chip XRAM. If new data becomes available to the DMA Interface before the previous data has been written, an overflow condition will occur, and the new data word may be lost.

The Data Address Pointer Registers (DMAODSH and DMAODSL) contain the 16-bit XRAM address location where the DMA interface will write data. When the DMA is initially enabled, the DMA Data Address

## C8051F060/1/2/3/4/5/6/7

Pointer Registers are initialized to the values contained in the DMA Data Address Beginning Registers (DMAODAH and DMAODAL). The Data Address Pointer Registers are automatically incremented by 2 or 4 after each data write by the DMA interface.

### 6.4. Instruction Execution in Mode 0

When the DMA interface begins an operation cycle, the DMA Instruction Status Register (DMAOISW, Figure 6.9) is loaded with the address contained in the DMA Instruction Boundary Register (DMAOBND, Figure 6.8). The instruction is fetched from the Instruction Buffer, and the DMA Control Logic waits for data from the appropriate ADC(s). The DMA will execute each instruction once, and then increment DMAOISW to the next instruction address. When the current DMA instruction is an End of Operation instruction, the Instruction Status Register is reset to the Instruction Boundary Register. If the Continuous Conversion bit (bit 7, CCNV) in the End of Operation instruction word is set to ' 1 ', the Repeat Counter is ignored, and the DMA will continue to execute instructions indefinitely. When CCNV is set to ' 0 ', the Repeat Counter (registers DMAOCSH and DMAOCSL) is decremented, and the DMA will continue to execute instructions until the Repeat Counter reaches 0x0000. The Repeat Counter is initialized with the Repeat Counter Limit value (registers DMAOCTH and DMAOCTL) at the beginning of the DMA operation. An example of Mode 0 operation is shown in Figure 6.2.

Figure 6.2. DMA Mode 0 Operation


## C8051F060/1/2/3/4/5/6/7

### 6.5. Instruction Execution in Mode 1

When the DMA interface begins an operation cycle, the DMA Instruction Status Register (DMAOISW, Figure 6.9) is loaded with the address contained within the DMA Instruction Boundary Register (DMAOBND, Figure 6.8). The instruction is fetched from the Instruction Buffer, and the DMA Control Logic waits for data from the appropriate ADC(s). At the end of an instruction, the Repeat Counter (Registers DMAOCSH and DMAOCSL) is decremented, and the instruction will be repeated until the Repeat Counter reaches $0 \times 0000$. The Repeat Counter is then reset to the Repeat Counter Limit value (Registers DMAOCTH and DMAOCTL), and the DMA will increment DMAOISW to the next instruction address. When the current DMA instruction is an End of Operation instruction, the Instruction Status Register is reset to the Instruction Boundary Register. If the Continuous Conversion bit (bit 7, CCNV) in the End of Operation instruction word is set to ' 1 ', the DMA will continue to execute instructions. When CCNV is set to ' 0 ', the DMA will stop executing instructions at this point. An example of Mode 1 operation is shown in Figure 6.3.

Figure 6.3. DMA Mode 1 Operation


### 6.6. Interrupt Sources

The DMA contains multiple interrupt sources. Some of these can be individually enabled to generate interrupts as necessary. The DMA Control Register (DMAOCN, Figure 6.4) and DMA Configuration Register (DMAOCF, Figure 6.5) contain the enable bits and flags for the DMA interrupt sources. When an interrupt is enabled and the interrupt condition occurs, a DMA interrupt will be generated (EIE2.7 is set to ' 1 ').

The DMA flags that can generate a DMAO interrupt are:

1. DMA Operations Complete (DMAOCN.6, DMAOINT) occurs when all DMA operations have been completed, and the DMA interface is idle.
2. ADC1 Data Overflow Error (DMA0CN.4, DMAODE1) occurs when the DMA interface cannot access XRAM for two conversion cycles of ADC1. This flag indicates that at least one conversion result from ADC1 has been discarded.
3. ADCO Data Overflow Error (DMAOCN.3, DMAODE0) occurs when the DMA interface cannot access XRAM for two conversion cycles of ADC0. This flag indicates that at least one conversion result from ADC0 has been discarded.
4. ADC1 Data Overflow Warning (DMA0CN.1, DMAODO1) occurs when data from ADC0 becomes available and the DMA has not yet written the previous results to XRAM. This interrupt source can be enabled and disabled with the Data Overflow Warning Enable bit (DMA0CN.2, DMAODOE).
5. ADC0 Data Overflow Warning (DMAOCN.0, DMAODOO) occurs when data from ADC1 becomes available and the DMA has not yet written the previous results to XRAM. This interrupt source can be enabled and disabled with the Data Overflow Warning Enable bit (DMA0CN.2, DMAODOE).
6. Repeat Counter Overflow (DMAOCF.2, DMAOCI) occurs when the Repeat Counter reaches the Repeat Counter Limit. This interrupt source can be enabled and disabled with the Repeat Counter Overflow Interrupt Enable bit (DMA0CF.3, DMAOCIE).
7. End Of Operation (DMAOCF.O, DMAOEO) occurs when an End Of Operation instruction is reached in the Instruction Buffer. This interrupt source can be enabled and disabled with the End Of Operation Interrupt Enable bit (DMA0CF.1, DMA0EOE).

### 6.7. Data Buffer Overflow Warnings and Errors

The data paths from the ADCs to XRAM are double-buffered when using the DMA interface. When a conversion is completed by the ADC, it first enters the ADCs data register. If the DMA's data buffer is empty, the conversion results will immediately be written into the DMA's internal data buffer for that ADC. Data in the DMA's internal data buffer is written to XRAM at the first available opportunity (see Section "6.3. XRAM Addressing and Setup" on page 76). Conversion results from the ADC's data registers are not copied into the DMA's data buffer until data in the buffer has been written to XRAM. When a conversion is completed and the DMA's data buffer is not empty, an overflow warning flag is generated. If a second conversion data word becomes available before the DMA's data buffer is written to XRAM, the data in the ADC's data registers is over-written with the new data word, and a data overflow error flag is generated.

## C8051F060/1/2/3/4/5/6/7

Figure 6.4. DMAOCN: DMAO Control Register


## C8051F060/1/2/3/4/5/6/7

Figure 6.5. DMAOCF: DMAO Configuration Register

| SFR Page: <br> SFR Address: | $\begin{aligned} & 3 \\ & 0 \times F 8 \end{aligned}$ | addr |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R/W | R | R/W | R/W | R/W | R/W | R/W | R/W | Reset Val |
| DMAOHLT | T DMAOXBY | - | - | DMAOCIE | DMA0CI | DMAOEOE | DMA0EO | 00000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
| Bit 7: | DMAOHLT: Halt DMAO Off-Chip XRAM Access (C8051F060/2/4/6 Only). <br> 0 : DMAO has complete access to off-chip XRAM. <br> 1: Processor core has complete access to off-chip XRAM. DMAO will wait until this bit is ' 0 ' before writing to off-chip XRAM locations. |  |  |  |  |  |  |  |
| Bit 6: | 0: DMAO is not accessing off-chip XRAM. <br> 1: DMAO is accessing off-chip XRAM. |  |  |  |  |  |  |  |
| Bits 5-4: | RESERVED. Write to 00b. |  |  |  |  |  |  |  |
| Bit 3: | 0: Disable Repeat Counter Overflow Interrupt. |  |  |  |  |  |  |  |
| Bit 2: | 0: Repeat Counter Overflow has not occured. <br> 1: Repeat Counter Overflow has occured. This bit must be cleared by software. |  |  |  |  |  |  |  |
| Bit 1: | DMAOEOE: <br> 0: Disable E <br> 1: Enable En | $\begin{aligned} & \text { d-Of-O } \\ & \text { Of-Op } \\ & \text { Of-Op } \end{aligned}$ | In Inter | upt Enabl <br> t. <br> t. | - |  |  |  |
| Bit 0: | 0: End-Of-Operation Instruction has not been received. |  |  |  |  |  |  |  |
|  | 1: End-Of-O | ation | tion | been rece | ed. This | t must be | eared by | oftware. |

## C8051F060/1/2/3/4/5/6/7

Figure 6.6. DMAOIPT: DMAO Instruction Write Address Register

| SFR Page: SFR Address: | $\begin{aligned} & 3 \\ & 0 \times D D \end{aligned}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R | R | R/W | R/W | R/W | R/W | R/W | R/W |  |
| - | - |  |  |  |  |  |  |  |
| Bit7 | Bit6 Bit5 | Bit5 | Bit4 Bit3 |  | Bit2 Bit1 |  | Bit0 |  |
| Bits 7-6: Unused. <br> Bits 5-0: DMAO instruction address to write (or read). When DMAOIDT is written or read, this register will be incremented to point to the next instruction address. |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |

Figure 6.7. DMAOIDT: DMAO Instruction Write Data Register

| SFR Page: SFR Address: R/W | 3 0xDE R/W | R/W | R/W | R/W | R/W |  | R/W | Reset Value $\dagger$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CCNV | DIFFSEL | ADC1EN | ADCOEN |  |  |  |  | XXXXXXXX |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 |  | Bit1 | Bit0 |  |
| Bit 7: | CCNV: Continuous Conversion. <br> 0: Disable Continuous Conversion. <br> 1: Enable Continuous Conversion. Repeat Counter value is ignored, and conversions will continue. |  |  |  |  |  |  |  |
| Bit 6: | DIFFSEL: W <br> 0 : Differentia <br> 1: Wait for c | it for data Data will ferential d | in different ot be colle ta, and st | mode. d. <br> o XR |  |  |  |  |
| Bit 5: | ADC1EN: W 0: ADC1 Da 1: Wait for A | it for data | rom ADC1 collected nd store to | RAM. |  |  |  |  |
| Bit 4: | ADCOEN: W <br> 0: ADC0 Da <br> 1: Wait for will be store | wit for data | rom ADC collected nd store to | RAM. | FSEL | o '1', | e diff | ntial data |

Bits 3-0: RESERVED. Write to 0000b.
For more details on DMA instruction words, see Section "6.2. DMAO Instruction Format" on page 76.
$\dagger$ This register points to a dedicated RAM location and its reset value is indeterminate.

## C8051F060/1/2/3/4/5/6/7

Figure 6.8. DMAOBND: DMAO Instruction Boundary Register


Bits 7-6: Unused.
Bits 5-0: DMA0 instruction address to begin with when executing DMA instructions.

Figure 6.9. DMAOISW: DMAO Instruction Status Register


## C8051F060/1/2/3/4/5/6/7

Figure 6.10. DMAODAH: DMAO Data Address Beginning MSB Register

```
SFR Page: }3
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline R/W & R/W & R/W & R/W & R/W & R/W & R/W & R/W & Reset Value \\
\hline & & & & & & & & 00000000 \\
\hline Bit7 & Bit6 & Bit5 & Bit4 & Bit3 & Bit2 & Bit1 & Bit0 & \\
\hline
\end{tabular}
```

Bits 7-0: DMA0 Address Beginning High-Order Bits.

Figure 6.11. DMAODAL: DMAO Data Address Beginning LSB Register


Bits 7-0: DMA0 Address Beginning Low-Order Bits.

Figure 6.12. DMAODSH: DMAO Data Address Pointer MSB Register


Figure 6.13. DMAODSL: DMAO Data Address Pointer LSB Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value 00000000 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |

## C8051F060/1/2/3/4/5/6/7

Figure 6.14. DMAOCTH: DMAO Repeat Counter Limit MSB Register


Bits 7-0: DMA0 Repeat Counter Limit High-Order Bits.

Figure 6.15. DMAOCTL: DMAO Repeat Counter Limit LSB Register


Figure 6.16. DMAOCSH: DMAO Repeat Counter MSB Register


Figure 6.17. DMAOCSL: DMA0 Repeat Counter LSB Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |

C8051F060/1/2/3/4/5/6/7

## C8051F060/1/2/3/4/5/6/7

## 7. 10-Bit ADC (ADC2, C8051F060/1/2/3)

The ADC2 subsystem for the C8051F060/1/2/3 consists of an analog multiplexer (referred to as AMUX2), and a 200 ksps, 10-bit successive-approximation-register ADC with integrated track-and-hold and programmable window detector (see block diagram in Figure 7.1). The AMUX2, data conversion modes, and window detector can all be configured from within software via the Special Function Registers shown in Figure 7.1. ADC2 operates in both Single-ended and Differential modes, and may be configured to measure any of the pins on Port 1, or the Temperature Sensor output. The ADC2 subsystem is enabled only when the AD2EN bit in the ADC2 Control register (ADC2CN) is set to logic 1. The ADC2 subsystem is in low power shutdown when this bit is logic 0 .

Figure 7.1. ADC2 Functional Block Diagram


## C8051F060/1/2/3/4/5/6/7

### 7.1. Analog Multiplexer

The analog multiplexer (AMUX2) selects the inputs to the ADC, allowing any of the pins on Port 1 to be measured in single-ended mode, or as a differential pair. Additionally, the on-chip temperature sensor may be selected as a single-ended input. The ADC2 input channels are configured and selected in the AMX2CF and AMX2SL registers as described in Figure 7.5 and Figure 7.6, respectively. In Single-ended Mode, the selected pin is measured with respect to AGND. In Differential Mode, the selected differential pair is measured with respect to one another. The polarity of the differential measurement depends on the setting of the AMX2AD3-0 bits in the AMX2SL register. For example, if pins AIN2.0 and AIN2.1 are configured for differential measurement (AIN01IC = 1), and AMX2AD3-0 $=0000 \mathrm{~b}$, the ADC will measure the voltage (AIN2.0-AIN2.1). If AMX2AD3-0 is changed to 0001b, the ADC will measure the same voltage, with opposite polarity (AIN2.1-AIN2.0).

The conversion code format differs between Single-ended and Differential modes. The registers ADC2H and ADC2L contain the high and low bytes of the output conversion code from the ADC at the completion of each conversion. Data can be right-justified or left-justified, depending on the setting of the AD2LJST bit (ADC2CN.0). When in Single-ended Mode, conversion codes are represented as 10-bit unsigned integers. Inputs are measured from '0' to VREF * 1023/1024. Example codes are shown below for both right-justified and left-justified data. Unused bits in the ADC2H and ADC2L registers are set to ' 0 '.

| Input Voltage | Right-Justified ADC2H:ADC2L <br> (AD2LJST = 0) | Left-Justified ADC2H:ADC2L <br> (AD2LJST = 1) |
| :---: | :---: | :---: |
| VREF * 1023/1024 $^{\text {(ADEF * 512/1024 }} \quad 0 \times 03 F F$ | $0 \times F F C 0$ |  |
| VREF *256/1024 | $0 \times 0200$ | $0 \times 8000$ |
| 0 | $0 \times 0100$ | $0 \times 4000$ |

When in Differential Mode, conversion codes are represented as 10-bit signed 2's complement numbers. Inputs are measured from -VREF to VREF * 511/512. Example codes are shown below for both right-justified and left-justified data. For right-justified data, the unused MSBs of ADC2H are a sign-extension of the data word. For left-justified data, the unused LSBs in the ADC2L register are set to ' 0 '.

| Input Voltage | Right-Justified ADC2H:ADC2L <br> (AD2LJST = 0) | Left-Justified ADC2H:ADC2L <br> (AD2LJST = 1) |
| :---: | :---: | :---: |
| VREF * 511/512 $_{\text {VREF * 256/512 }}^{0}$ | $0 \times 01 F F$ | $0 \times 7 F C 0$ |
| 0 | $0 \times 0100$ | $0 \times 4000$ |
| - VREF * 256/512 | $0 \times 0000$ | $0 \times 0000$ |
| - VREF | $0 \times F F 00$ | $0 \times C 000$ |

Important Note About ADC2 Input Configuration: Port 1 pins selected as ADC2 inputs should be configured as analog inputs. To configure a Port 1 pin for analog input, set to ' 1 ' the corresponding bit in register P1MDIN. Port 1 pins used as ADC2 inputs will be skipped by the crossbar for peripheral assignments. See Section "18. Port Input/Output" on page 203 for more Port I/O configuration details.

The Temperature Sensor transfer function is shown in Figure 7.2 on Page 89. The output voltage $\left(\mathrm{V}_{\text {TEMP }}\right)$ is a single-ended input to ADC2 when the Temperature Sensor is selected by bits AMX2AD3-0 in register AMX2SL. Typical values for the Slope and Offset parameters can be found in Table 7.1.

Figure 7.2. Temperature Sensor Transfer Function


### 7.2. Modes of Operation

ADC2 has a maximum conversion speed of 200 ksps . The ADC2 conversion clock is a divided version of the system clock, determined by the AD2SC bits in the ADC2CF register (system clock divided by (AD2SC +1 ) for $0 \leq$ AD2SC $\leq 31$ ). The ADC2 conversion clock should be no more than 3 MHz .

### 7.2.1. Starting a Conversion

A conversion can be initiated in one of four ways, depending on the programmed states of the ADC2 Start of Conversion Mode bits (AD2CM1-0) in register ADC2CN. Conversions may be initiated by one of the following:

1. Writing a ' 1 ' to the AD2BUSY bit of register ADC2CN
2. A Timer 3 overflow (i.e. timed continuous conversions)
3. A rising edge on the CNVSTR2 input signal (Assigned by the crossbar)
4. A Timer 2 overflow

When CNVSTR2 is used as a conversion start source, it must be enabled in the crossbar, and the corresponding pin must be set to open-drain, high-impedance mode (see Section "18. Port Input/Output" on page 203 for more details on Port I/O configuration).

Writing a ' 1 ' to AD2BUSY provides software control of ADC2 whereby conversions are performed "ondemand". During conversion, the AD2BUSY bit is set to logic 1 and reset to logic 0 when the conversion is complete. The falling edge of AD2BUSY triggers an interrupt (when enabled) and sets the ADC2 interrupt flag (AD2INT). Note: When polling for ADC conversion completions, the ADC2 interrupt flag (AD2INT) should be used. Converted data is available in the ADC2 data registers, ADC2H and ADC2L, when bit AD2INT is logic 1. Note that when Timer 2 or Timer 3 overflows are used as the conversion source, low byte overflows are used if the timer is in 8 -bit mode; and high byte overflows are used if the timer is in 16bit mode. See Section "24. Timers" on page 287 for timer configuration.

## C8051F060/1/2/3/4/5/6/7

### 7.2.2. Tracking Modes

The AD2TM bit in register ADC2CN controls the ADC2 track-and-hold mode. In its default state, the ADC2 input is continuously tracked, except when a conversion is in progress. When the AD2TM bit is logic 1 , ADC2 operates in low-power track-and-hold mode. In this mode, each conversion is preceded by a tracking period of 3 SAR clocks (after the start-of-conversion signal). When the CNVSTR2 signal is used to initiate conversions in low-power tracking mode, ADC2 tracks only when CNVSTR2 is low; conversion begins on the rising edge of CNVSTR2 (see Figure 7.3). Tracking can also be disabled (shutdown) when the device is in low power standby or sleep modes. Low-power track-and-hold mode is also useful when AMUX settings are frequently changed, due to the setting time requirements described in Section "7.2.3. Settling Time Requirements" on page 91.

Figure 7.3. 10-Bit ADC Track and Conversion Example Timing
A. ADC2 Timing for External Trigger Source

B. ADC2 Timing for Internal Trigger Source

Write '1' to AD2BUSY,
Timer 3, Timer 2 Overflow
(AD2CM[1:0]=00, 01, 11)


SAR Clocks AD2TM=1


## C8051F060/1/2/3/4/5/6/7

### 7.2.3. $\quad$ Settling Time Requirements

A minimum tracking time is required before an accurate conversion can be performed. This tracking time is determined by the AMUX2 resistance, the ADC2 sampling capacitance, any external source resistance, and the accuracy required for the conversion. Note that in low-power tracking mode, three SAR clocks are used for tracking at the start of every conversion. For most applications, these three SAR clocks will meet the minimum tracking time requirements.

Figure 7.4 shows the equivalent ADC2 input circuits for both Differential and Single-ended modes. Notice that the equivalent time constant for both input circuits is the same. The required ADC2 settling time for a given settling accuracy (SA) may be approximated by Equation 7.1. When measuring the Temperature Sensor output, $R_{\text {TOTAL }}$ reduces to $R_{\text {MUX }}$. See Table 7.1 for ADC2 minimum settling time requirements.

## Equation 7.1. ADC2 Settling Time Requirements

$$
t=\ln \left(\frac{2^{n}}{S A}\right) \times R_{\text {TOTAL }} C_{\text {SAMPLE }}
$$

Where:
SA is the settling accuracy, given as a fraction of an LSB (for example, 0.25 to settle within $1 / 4$ LSB)
$t$ is the required settling time in seconds
$R_{\text {TOTAL }}$ is the sum of the AMUX2 resistance and any external source resistance.
$n$ is the ADC resolution in bits (10).

Figure 7.4. ADC2 Equivalent Input Circuits


## C8051F060/1/2/3/4/5/6/7

Figure 7.5. AMX2CF: AMUX2 Configuration Register

| SFR Page: <br> SFR Address: | $\begin{aligned} & 2 \\ & 0 \times B A \end{aligned}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value 00000000 |
| - | - | - |  | AIN67IC | AIN45IC | AIN23IC | AIN01IC |  |
| Bit7 | Bit6 Bit5 Bit4 |  |  | Bit3 | Bit2 Bit1 |  | Bit0 |  |
| Bits 7-4: <br> Bit 3: | UNUSED. Read = 0000b; Write = don't care. <br> AIN67IC: AIN2.6, AIN2.7 Input Pair Configuration Bit. <br> 0: AIN2.6 and AIN2.7 are independent, single-ended inputs. <br> 1: AIN2.6 and AIN2.7 are a differential input pair. |  |  |  |  |  |  |  |
| Bit 2: | AIN45IC: AIN2.4, AIN2.5 Input Pair Configuration Bit. <br> 0: AIN2.4 and AIN2.5 are independent, single-ended inputs. <br> 1: AIN2.4 and AIN2.5 are a differential input pair. |  |  |  |  |  |  |  |
| Bit 1: | AIN23IC: AIN2.2, AIN2.3 Input Pair Configuration Bit. <br> 0: AIN2.2 and AIN2.3 are independent, single-ended inputs. <br> 1: AIN2.2 and AIN2.3 are a differential input pair. |  |  |  |  |  |  |  |
| Bit 0: | AIN01IC: AIN2.0, AIN2.1 Input Pair Configuration Bit. <br> 0: AIN2.0 and AIN2.1 are independent, single-ended inputs. <br> 1: AIN2.0 and AIN2.1 are a differential input pair. |  |  |  |  |  |  |  |
| NOTE: | The ADC2 Data Word is in the 2's complement format for channels configured as differential. The polarity of a differential measurement is determined by the AMX2SL setting. See Figure 7.5 for more details on multiplexer channel selection. |  |  |  |  |  |  |  |

## C8051F060/1/2/3/4/5/6/7

Figure 7.6. AMX2SL: AMUX2 Channel Select Register

| $\begin{array}{ll} \text { SFR Page: } & 2 \\ \text { SFR Address: } & \text { OxBB } \end{array}$ |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R/W | R/W | R/W | R/W | R/W | R/W | R/w | R/W | Reset Value |
| - | - | - | - | AMX2AD3 | AMX2AD2 | AMX2AD1 | AMX2AD0 | 00000000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |

Bits 7-4: UNUSED. Read $=0000 \mathrm{~b}$; Write $=$ don't care.
Bits 3-0: AMX2AD3-0: AMX2 Address Bits.
0000-1111b: ADC input multiplexer channel selected per chart below.

| AMX2AD3-0 | Single-Ende | asurement | AMX2AD3-0 | Differential Me | urement |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0000 | AlN2.0 | AIN01IC $=0$ | 0000 | +(AIN2.0) -(AIN2.1) | AIN01IC = 1 |
| 0001 | AIN2.1 |  | 0001 | +(AIN2.1) -(AIN2.0) |  |
| 0010 | AIN2.2 | AIN23IC $=0$ | 0010 | +(AIN2.2)-(AIN2.3) | AIN23IC = 1 |
| 0011 | AIN2.3 |  | 0011 | +(AIN2.3) -(AIN2.2) |  |
| 0100 | AIN2.4 | AIN45IC $=0$ | 0100 | +(AIN2.4) -(AIN2.5) | AIN45IC = 1 |
| 0101 | AIN2.5 |  | 0101 | +(AIN2.5) -(AIN2.4) |  |
| 0110 | AIN2.6 | AIN67IC $=0$ | 0110 | +(AIN2.6) -(AIN2.7) | AIN67IC = 1 |
| 0111 | AIN2.7 |  | 0111 | +(AIN2.7) -(AIN2.6) |  |
| 1xxx | Temperature Sensor |  | 1xxx | - |  |

## C8051F060/1/2/3/4/5/6/7

Figure 7.7. ADC2CF: ADC2 Configuration Register


Bits7-3: AD2SC4-0: ADC2 SAR Conversion Clock Period Bits.
SAR Conversion clock is derived from system clock by the following equation, where ADSC refers to the 5 -bit value held in bits AD2SC4-AD2SC0. SAR Conversion clock requirements are given in Table 7.1.

$$
A D S C=\frac{S Y S C L K}{C L K_{S A R}}-1
$$

Bits2-0: UNUSED. Read = 000b; Write = don't care.

## C8051F060/1/2/3/4/5/6/7

Figure 7.8. ADC2H: ADC2 Data Word MSB Register


Figure 7.9. ADC2L: ADC2 Data Word LSB Register


## C8051F060/1/2/3/4/5/6/7

Figure 7.10. ADC2CN: ADC2 Control Register


## C8051F060/1/2/3/4/5/6/7

### 7.3. Programmable Window Detector

The ADC Programmable Window Detector continuously compares the ADC2 output registers to user-programmed limits, and notifies the system when a desired condition is detected. This is especially effective in an interrupt-driven system, saving code space and CPU bandwidth while delivering faster system response times. The window detector interrupt flag (AD2WINT in register ADC2CN) can also be used in polled mode. The ADC2 Greater-Than (ADC2GTH, ADC2GTL) and Less-Than (ADC2LTH, ADC2LTL) registers hold the comparison values. The window detector flag can be programmed to indicate when measured data is inside or outside of the user-programmed limits, depending on the contents of the ADC2 Less-Than and ADC2 Greater-Than registers.

Figure 7.11. ADC2GTH: ADC2 Greater-Than Data High Byte Register


Figure 7.12. ADC2GTL: ADC2 Greater-Than Data Low Byte Register


Bits7-0: Low byte of ADC2 Greater-Than Data Word.

## C8051F060/1/2/3/4/5/6/7

Figure 7.13. ADC2LTH: ADC2 Less-Than Data High Byte Register


Figure 7.14. ADC2LTL: ADC2 Less-Than Data Low Byte Register


Bits7-0: Low byte of ADC2 Less-Than Data Word.

## C8051F060/1/2/3/4/5/6/7

### 7.3.1. Window Detector In Single-Ended Mode

Figure 7.15 shows two example window comparisons for right-justified, single-ended data, with ADC2LTH:ADC2LTL $=0 \times 0080$ (128d) and ADC2GTH:ADC2GTL $=0 \times 0040$ ( 64 d ). In single-ended mode, the input voltage can range from ' 0 ' to VREF * $(1023 / 1024$ ) with respect to AGND, and is represented by a 10-bit unsigned integer value. In the left example, an AD2WINT interrupt will be generated if the ADC2 conversion word (ADC2H:ADC2L) is within the range defined by ADC2GTH:ADC2GTL and ADC2LTH:ADC2LTL (if $0 \times 0040$ < ADC2H:ADC2L < 0x0080). In the right example, and AD2WINT interrupt will be generated if the ADC2 conversion word is outside of the range defined by the ADC2GT and ADC2LT registers (if ADC2H:ADC2L < 0x0040 or ADC2H:ADC2L > 0x0080). Figure 7.16 shows an example using left-justified data with the same comparison values.

Figure 7.15. ADC Window Compare Example: Right-Justified Single-Ended Data


Figure 7.16. ADC Window Compare Example: Left-Justified Single-Ended Data


## C8051F060/1/2/3/4/5/6/7

### 7.3.2. Window Detector In Differential Mode

Figure 7.17 shows two example window comparisons for right-justified, differential data, with ADC2LTH:ADC2LTL $=0 \times 0040(+64 d)$ and ADC2GTH:ADC2GTH $=0 \times F F F F(-1 d)$. In differential mode, the measurable voltage between the input pins is between -VREF and VREF*(511/512). Output codes are represented as 10-bit 2's complement signed integers. In the left example, an AD2WINT interrupt will be generated if the ADC2 conversion word (ADC2H:ADC2L) is within the range defined by ADC2GTH:ADC2GTL and ADC2LTH:ADC2LTL (if 0xFFFF (-1d) < ADC2H:ADC2L < 0x0040 (64d)). In the right example, an AD2WINT interrupt will be generated if the ADC2 conversion word is outside of the range defined by the ADC2GT and ADC2LT registers (if ADC2H:ADC2L < 0xFFFF (-1d) or ADC2H:ADC2L > 0x0040 (+64d)). Figure 7.18 shows an example using left-justified data with the same comparison values.

Figure 7.17. ADC Window Compare Example: Right-Justified Differential Data


Figure 7.18. ADC Window Compare Example: Left-Justified Differential Data


## C8051F060/1/2/3/4/5/6/7

Table 7.1. ADC2 Electrical Characteristics
VDD $=3.0 \mathrm{~V}, \mathrm{VREF}=2.40 \mathrm{~V}($ REFSL=0 $), \mathrm{PGA}$ Gain $=1,-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |  |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| DC Accuracy |  |  |  |  |  |  |
| Resolution |  | 10 | bits |  |  |  |
| Integral Nonlinearity | Guaranteed Monotonic |  | $\pm 0.5$ | $\pm 1$ | LSB |  |
| Differential Nonlinearity |  | $\pm 0.5$ | $\pm 1$ | LSB |  |  |
| Offset Error | Differential mode | -12 | 1 | 12 | LSB |  |
| Full Scale Error | -15 | -5 | 5 | LSB |  |  |
| Offset Temperature Coefficient |  |  | 3.6 |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |  |

DYNAMIC PERFORMANCE (10 kHz sine-wave Differential input, 1 dB below Full Scale, 200 ksps)

| Signal-to-Noise Plus Distortion |  | 53 | 55.5 | dB |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Total Harmonic Distortion | Up to the 5 |  |  |  |

## Conversion Rate

| SAR Conversion Clock |  |  |  | 3 | MHz |
| :--- | :--- | :--- | :--- | :---: | :---: |
| Conversion Time in SAR Clocks |  | 10 |  |  | clocks |
| Track/Hold Acquisition Time |  |  | 300 |  |  |
| Throughput Rate |  |  |  | 200 | ks |

## Analog Inputs

| ADC Input Voltage Range | Single Ended (AIN+ - AGND) Differential (AIN+ - AIN-) | 0 -VREF |  | VREF <br> VREF | $\begin{aligned} & \hline \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Absolute Pin Voltage with respect to AGND | Single Ended or Differential | 0 |  | AV+ | V |
| Input Capacitance | - |  | 5 |  | pF |
| Temperature Sensor |  |  |  |  |  |
| Linearity |  |  | $\pm 0.2$ |  | ${ }^{\circ} \mathrm{C}$ |
| Offset | Temp $=0{ }^{\circ} \mathrm{C}$ |  | 776 |  | mV |
| Offset Error (Note 1) | Temp $=0^{\circ} \mathrm{C}$ |  | $\pm 8.9$ |  | mV |
| Slope |  |  | 2.89 |  | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Slope Error (Note 1) |  |  | $\pm 63$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Power Specifications |  |  |  |  |  |
| Power Supply Current (VDD supplied to ADC2) | Operating Mode, 200 ksps |  | 400 | 900 | $\mu \mathrm{A}$ |
| Power Supply Rejection |  |  | $\pm 0.3$ |  | $\mathrm{mV} / \mathrm{V}$ |

Note 1: Represents one standard deviation from the mean value.

C8051F060/1/2/3/4/5/6/7

## C8051F060/1/2/3/4/5/6/7

## 8. DACs, 12-Bit Voltage Mode (DAC0 and DAC1, C8051F060/1/2/3)

The C8051F060/1/2/3 devices include two on-chip 12-bit voltage-mode Digital-to-Analog Converters (DACs). Each DAC has an output swing of 0 V to (VREF-1LSB) for a corresponding input code range of $0 x 000$ to 0xFFF. The DACs may be enabled/disabled via their corresponding control registers, DAC0CN and DAC1CN. While disabled, the DAC output is maintained in a high-impedance state, and the DAC supply current falls to $1 \mu \mathrm{~A}$ or less. The voltage reference for each DAC is supplied at the VREFD pin (C8051F060/2 devices) or the VREF2 pin (C8051F061/3 devices). See Section " 9 . Voltage Reference 2 (C8051F060/2)" on page 111 or Section "10. Voltage Reference 2 (C8051F061/3)" on page 113 for more information on configuring the voltage reference for the DACs. Note that the BIASE bit described in the voltage reference sections must be set to ' 1 ' to use the DACs.

Figure 8.1. DAC Functional Block Diagram


## C8051F060/1/2/3/4/5/6/7

### 8.1. DAC Output Scheduling

Each DAC features a flexible output update mechanism which allows for seamless full-scale changes and supports jitter-free updates for waveform generation. The following examples are written in terms of DAC0, but DAC1 operation is identical.

### 8.1.1. Update Output On-Demand

In its default mode (DACOCN.[4:3] = '00') the DAC0 output is updated "on-demand" on a write to the highbyte of the DAC0 data register (DACOH). It is important to note that writes to DACOL are held, and have no effect on the DACO output until a write to DACOH takes place. If writing a full 12 -bit word to the DAC data registers, the 12-bit data word is written to the low byte (DACOL) and high byte (DACOH) data registers. Data is latched into DACO after a write to the corresponding DACOH register, so the write sequence should be DACOL followed by DACOH if the full 12-bit resolution is required. The DAC can be used in 8bit mode by initializing DACOL to the desired value (typically 0x00), and writing data to only DACOH (also see Section 8.2 for information on formatting the 12-bit DAC data word within the 16 -bit SFR space).

### 8.1.2. Update Output Based on Timer Overflow

Similar to the ADC operation, in which an ADC conversion can be initiated by a timer overflow independently of the processor, the DAC outputs can use a Timer overflow to schedule an output update event. This feature is useful in systems where the DAC is used to generate a waveform of a defined sampling rate by eliminating the effects of variable interrupt latency and instruction execution on the timing of the DAC output. When the DACOMD bits (DAC0CN.[4:3]) are set to '01', '10', or '11', writes to both DAC data registers (DACOL and DACOH) are held until an associated Timer overflow event (Timer 3, Timer 4, or Timer 2, respectively) occurs, at which time the DACOH:DACOL contents are copied to the DAC input latches allowing the DAC output to change to the new value.

### 8.2. DAC Output Scaling/Justification

In some instances, input data should be shifted prior to a DAC0 write operation to properly justify data within the DAC input registers. This action would typically require one or more load and shift operations, adding software overhead and slowing DAC throughput. To alleviate this problem, the data-formatting feature provides a means for the user to program the orientation of the DAC0 data word within data registers DACOH and DACOL. The three DACODF bits (DACOCN.[2:0]) allow the user to specify one of five data word orientations as shown in the DACOCN register definition.

DAC1 is functionally the same as DAC0 described above. The electrical specifications for both DAC0 and DAC1 are given in Table 8.1.

## C8051F060/1/2/3/4/5/6/7

Figure 8.2. DACOH: DACO High Byte Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 |  |  |
|  |  |  |  |  |  |  | Bit0 |  |
|  |  |  |  |  |  |  | Add | $0 \times D 3$ |

Bits7-0: DAC0 Data Word Most Significant Byte.

Figure 8.3. DACOL: DACO Low Byte Register


## C8051F060/1/2/3/4/5/6/7

Figure 8.4. DACOCN: DACO Control Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DACOEN | - | - | DAC0MD1 | DACOMDO | DACODF2 | DAC0DF1 | DACODF0 | 00000000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |

Bit7: DACOEN: DAC0 Enable Bit.
0: DAC0 Disabled. DAC0 Output pin is disabled; DAC0 is in low-power shutdown mode.
1: DAC0 Enabled. DAC0 Output pin is active; DAC0 is operational.
Bits6-5: UNUSED. Read $=00 \mathrm{~b}$; Write = don't care.
Bits4-3: DAC0MD1-0: DAC0 Mode Bits.
00: DAC output updates occur on a write to DACOH.
01: DAC output updates occur on Timer 3 overflow.
10: DAC output updates occur on Timer 4 overflow.
11: DAC output updates occur on Timer 2 overflow.
Bits2-0: DAC0DF2-0: DAC0 Data Format Bits:
000: The most significant nibble of the DAC0 Data Word is in DACOH[3:0], while the least significant byte is in DACOL.


001: The most significant 5-bits of the DACO Data Word is in DACOH[4:0], while the least significant 7-bits are in DACOL[7:1].


010: The most significant 6-bits of the DAC0 Data Word is in DACOH[5:0], while the least significant 6-bits are in DACOL[7:2].


011: The most significant 7-bits of the DAC0 Data Word is in DACOH[6:0], while the least significant 5-bits are in DACOL[7:3].


1xx: The most significant 8-bits of the DAC0 Data Word is in DACOH[7:0], while the least significant 4-bits are in DACOL[7:4].


C8051F060/1/2/3/4/5/6/7

Figure 8.5. DAC1H: DAC1 High Byte Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | 00000000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
|  |  |  |  |  |  |  | R Addr SFR Pi | $\begin{aligned} & 0 x D 3 \\ & 1 \end{aligned}$ |
| Bits7-0: DAC1 Data Word Most Significant Byte. |  |  |  |  |  |  |  |  |

Figure 8.6. DAC1L: DAC1 Low Byte Register


## C8051F060/1/2/3/4/5/6/7

Figure 8.7. DAC1CN: DAC1 Control Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DAC1EN | - | - | DAC1MD1 | DAC1MD0 | DAC1DF2 | DAC1DF1 | DAC1DF0 | 00000000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |

Bit7: DAC1EN: DAC1 Enable Bit.
0: DAC1 Disabled. DAC1 Output pin is disabled; DAC1 is in low-power shutdown mode.
1: DAC1 Enabled. DAC1 Output pin is active; DAC1 is operational.
Bits6-5: UNUSED. Read $=00 \mathrm{~b}$; Write = don't care.
Bits4-3: DAC1MD1-0: DAC1 Mode Bits:
00: DAC output updates occur on a write to DAC1H.
01: DAC output updates occur on Timer 3 overflow.
10: DAC output updates occur on Timer 4 overflow.
11: DAC output updates occur on Timer 2 overflow.
Bits2-0: DAC1DF2: DAC1 Data Format Bits:

000: The most significant nibble of the DAC1 Data Word is in $\mathrm{DAC} 1 \mathrm{H}[3: 0]$, while the least significant byte is in DAC1L.


001: The most significant 5-bits of the DAC1 Data Word is in DAC1H[4:0], while the least significant 7-bits are in DAC1L[7:1].


010: The most significant 6-bits of the DAC1 Data Word is in DAC1H[5:0], while the least significant 6-bits are in DAC1L[7:2].


011: The most significant 7-bits of the DAC1 Data Word is in DAC1H[6:0], while the least significant 5-bits are in DAC1L[7:3].


1xx: The most significant 8-bits of the DAC1 Data Word is in DAC1H[7:0], while the least significant 4-bits are in DAC1L[7:4].


## C8051F060/1/2/3/4/5/6/7

Table 8.1. DAC Electrical Characteristics
$\mathrm{VDD}=3.0 \mathrm{~V}, \mathrm{AV}+=3.0 \mathrm{~V}, \mathrm{VREF}=2.40 \mathrm{~V}(\mathrm{REFBE}=0)$, No Output Load unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Static Performance |  |  |  |  |  |
| Resolution |  | 12 |  |  | bits |
| Integral Nonlinearity |  |  | $\pm 1.5$ |  | LSB |
| Differential Nonlinearity |  |  |  | $\pm 1$ | LSB |
| Output Noise | No Output Filter 100 kHz Output Filter 10 kHz Output Filter |  | $\begin{gathered} 250 \\ 128 \\ 41 \end{gathered}$ |  | $\mu \mathrm{Vrms}$ |
| Offset Error | Data Word = 0x014 |  | $\pm 3$ | $\pm 30$ | mV |
| Offset Tempco |  |  | 6 |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Full-Scale Error |  |  | $\pm 20$ | $\pm 60$ | mV |
| Full-Scale Error Tempco |  |  | 10 |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| VDD Power Supply Rejection Ratio |  |  | -60 |  | dB |
| Output Impedance in Shutdown Mode | DACnEN $=0$ |  | 100 |  | k $\Omega$ |
| Output Sink Current |  |  | 300 |  | $\mu \mathrm{A}$ |
| Output Short-Circuit Current | Data Word = 0xFFF |  | 15 |  | mA |
| Dynamic Performance |  |  |  |  |  |
| Voltage Output Slew Rate | Load $=40 \mathrm{pF}$ |  | 0.44 |  | V/ $\mu \mathrm{s}$ |
| Output Settling Time to 1/2 LSB | Load $=40 \mathrm{pF}$, Output swing from code 0xFFF to 0x014 |  | 10 |  | $\mu \mathrm{s}$ |
| Output Voltage Swing |  | 0 |  | $\begin{aligned} & \hline \text { VREF- } \\ & \text { 1LSB } \end{aligned}$ | V |
| Startup Time |  |  | 10 |  | $\mu \mathrm{s}$ |
| Analog Outputs |  |  |  |  |  |
| Load Regulation | $\mathrm{I}_{\mathrm{L}}=0.01 \mathrm{~mA}$ to 0.3 mA at code 0xFFF |  | 60 |  | ppm |
| Power Consumption (each DAC) |  |  |  |  |  |
| Power Supply Current (AV+ supplied to DAC) | Data Word $=0 \times 7 \mathrm{FF}$ |  | 300 | 500 | $\mu \mathrm{A}$ |

C8051F060/1/2/3/4/5/6/7

## C8051F060/1/2/3/4/5/6/7

## 9. Voltage Reference 2 (C8051F060/2)

The voltage reference circuitry offers full flexibility in operating the ADC2 and DAC modules. Two voltage reference input pins allow ADC2 and the two DACs to reference an external voltage reference or the onchip voltage reference output. ADC2 may also reference the analog power supply voltage, via the VREF multiplexer shown in Figure 9.1.

The internal voltage reference circuit consists of a 1.2 V , temperature stable bandgap voltage reference generator and a gain-of-two output buffer amplifier. The internal reference may be routed via the VREF pin to external system components or to the voltage reference input pins shown in Figure 9.1. The maximum load seen by the VREF pin must be less than $200 \mu \mathrm{~A}$ to AGND. Bypass capacitors of $0.1 \mu \mathrm{~F}$ and $4.7 \mu \mathrm{~F}$ are recommended from the VREF pin to AGND, as shown in Figure 9.1.

The Reference Control Register 2, REF2CN (defined in Figure 9.2) enables/disables the internal reference generator and selects the reference input for ADC2. The BIASE bit in REF2CN enables the on-board reference generator while the REFBE bit enables the gain-of-two buffer amplifier which drives the VREF pin. When disabled, the supply current drawn by the bandgap and buffer amplifier falls to less than $1 \mu \mathrm{~A}$ (typical) and the output of the buffer amplifier enters a high impedance state. If the internal bandgap is used as the reference voltage generator, BIASE and REFBE must both be set to logic 1. If the internal reference is not used, REFBE may be set to logic 0 . Note that the BIASE bit must be set to logic 1 if ADC2 or either DAC is used, regardless of the voltage reference used. If neither ADC2 nor the DACs are being used, both of these bits can be set to logic 0 to conserve power. Bit AD2VRS selects between VREF2 and AV+ for the ADC2 voltage reference source. The electrical specifications for the Voltage Reference are given in Table 9.1.

Figure 9.1. Voltage Reference Functional Block Diagram


## C8051F060/1/2/3/4/5/6/7

The temperature sensor connects to the highest order input of the ADC2 input multiplexer (see Section "7. 10-Bit ADC (ADC2, C8051F060/1/2/3)" on page 87). The TEMPE bit within REF2CN enables and disables the temperature sensor. While disabled, the temperature sensor defaults to a high impedance state, and any A/D measurements performed on the sensor while disabled result in meaningless data.

Figure 9.2. REF2CN: Reference Control Register 2


Table 9.1. Voltage Reference Electrical Characteristics
VDD $=3.0 \mathrm{~V}, \mathrm{AV}+=3.0 \mathrm{~V},-40$ to $+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Internal Reference (REFBE $=1$ ) |  |  |  |  |  |
| Output Voltage | $25^{\circ} \mathrm{C}$ ambient | 2.36 | 2.43 | 2.48 | V |
| VREF Power Supply Current |  |  | 50 |  | $\mu \mathrm{A}$ |
| VREF Short-Circuit Current |  |  |  | 30 | mA |
| VREF Temperature Coefficient |  |  | 15 |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| Load Regulation | Load $=0$ to $200 \mu \mathrm{~A}$ to AGND |  | 0.5 |  | ppm/ $\mu \mathrm{A}$ |
| VREF Turn-on Time 1 | $4.7 \mu \mathrm{~F}$ tantalum, $0.1 \mu \mathrm{~F}$ ceramic bypass |  | 2 |  | ms |
| VREF Turn-on Time 2 | $0.1 \mu \mathrm{~F}$ ceramic bypass |  | 20 |  | $\mu \mathrm{s}$ |
| VREF Turn-on Time 3 | no bypass cap |  | 10 |  | $\mu \mathrm{s}$ |
| External Reference (REFBE = 0) |  |  |  |  |  |
| Input Voltage Range |  | 1.00 |  | $\begin{gathered} (\mathrm{AV}+)- \\ 0.3 \end{gathered}$ | V |
| Input Current |  |  | 0 | 1 | $\mu \mathrm{A}$ |

## C8051F060/1/2/3/4/5/6/7

## 10. Voltage Reference 2 (C8051F061/3)

The internal voltage reference circuit consists of a 1.2 V , temperature stable bandgap voltage reference generator and a gain-of-two output buffer amplifier. The internal reference may be routed via the VREF pin to external system components or to the VREF2 input pin shown in Figure 10.1. The maximum load seen by the VREF pin must be less than $200 \mu \mathrm{~A}$ to AGND. Bypass capacitors of $0.1 \mu \mathrm{~F}$ and $4.7 \mu \mathrm{~F}$ are recommended from the VREF pin to AGND, as shown in Figure 10.1.

The VREF2 pin provides a voltage reference input for ADC2 and the DACs. ADC2 may also reference the analog power supply voltage, via the VREF multiplexers shown in Figure 10.1.

The Reference Control Register 2, REF2CN (defined in Figure 10.2) enables/disables the internal reference generator and selects the reference input for ADC2. The BIASE bit in REF2CN enables the on-board reference generator while the REFBE bit enables the gain-of-two buffer amplifier which drives the VREF pin. When disabled, the supply current drawn by the bandgap and buffer amplifier falls to less than $1 \mu \mathrm{~A}$ (typical) and the output of the buffer amplifier enters a high impedance state. If the internal bandgap is used as the reference voltage generator, BIASE and REFBE must both be set to logic 1 . If the internal reference is not used, REFBE may be set to logic 0 . Note that the BIASE bit must be set to logic 1 if ADC2 or either DAC is used, regardless of the voltage reference used. If neither ADC2 nor the DACs are being used, both of these bits can be set to logic 0 to conserve power. Bit AD2VRS selects between VREF2 and $A V+$ for the $A D C 2$ voltage reference source. The electrical specifications for the Voltage Reference are given in Table 10.1.

Figure 10.1. Voltage Reference Functional Block Diagram


## C8051F060/1/2/3/4/5/6/7

The temperature sensor connects to the highest order input of the ADC2 input multiplexer (see Section "7. 10-Bit ADC (ADC2, C8051F060/1/2/3)" on page 87). The TEMPE bit within REF2CN enables and disables the temperature sensor. While disabled, the temperature sensor defaults to a high impedance state, and any A/D measurements performed on the sensor while disabled result in meaningless data.

Figure 10.2. REF2CN: Reference Control Register 2


Table 10.1. Voltage Reference Electrical Characteristics
VDD $=3.0 \mathrm{~V}, \mathrm{AV}+=3.0 \mathrm{~V},-40$ to $+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Internal Reference (REFBE = 1) |  |  |  |  |  |
| Output Voltage | $25^{\circ} \mathrm{C}$ ambient | 2.36 | 2.43 | 2.48 | V |
| VREF Power Supply Current |  |  | 50 |  | $\mu \mathrm{A}$ |
| VREF Short-Circuit Current |  |  |  | 30 | mA |
| VREF Temperature Coefficient |  |  | 15 |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Load Regulation | Load $=0$ to $200 \mu \mathrm{~A}$ to AGND |  | 0.5 |  | ppm/ $/ \mathrm{A}$ |
| VREF Turn-on Time 1 | $4.7 \mu \mathrm{~F}$ tantalum, $0.1 \mu \mathrm{~F}$ ceramic bypass |  | 2 |  | ms |
| VREF Turn-on Time 2 | $0.1 \mu \mathrm{~F}$ ceramic bypass |  | 20 |  | $\mu \mathrm{s}$ |
| VREF Turn-on Time 3 | no bypass cap |  | 10 |  | $\mu \mathrm{s}$ |
| External Reference (REFBE = 0) |  |  |  |  |  |
| Input Voltage Range |  | 1.00 |  | $\begin{gathered} \hline(\mathrm{AV}+)- \\ 0.3 \end{gathered}$ | V |
| Input Current |  |  | 0 | 1 | $\mu \mathrm{A}$ |

## C8051F060/1/2/3/4/5/6/7

## 11. Voltage Reference 2 (C8051F064/5/6/7)

The internal voltage reference circuit consists of a 1.2 V , temperature stable bandgap voltage reference generator and a gain-of-two output buffer amplifier. The internal reference may be routed to the VREF pin as shown in Figure 11.1. The maximum load seen by the VREF pin must be less than $200 \mu \mathrm{~A}$ to AGND. Bypass capacitors of $0.1 \mu \mathrm{~F}$ and $4.7 \mu \mathrm{~F}$ are recommended from the VREF pin to AGND, as shown in Figure 11.1.

The Reference Control Register 2, REF2CN (defined in Figure 11.2) enables/disables the internal reference generator. The BIASE bit in REF2CN enables the on-board reference generator while the REFBE bit enables the gain-of-two buffer amplifier which drives the VREF pin. When disabled, the supply current drawn by the bandgap and buffer amplifier falls to less than $1 \mu \mathrm{~A}$ (typical) and the output of the buffer amplifier enters a high impedance state. If the internal bandgap is used as the reference voltage generator, BIASE and REFBE must both be set to logic 1. If the internal reference is not used, REFBE may be set to logic 0 . The electrical specifications for the Voltage Reference are given in Table 11.1.

Figure 11.1. Voltage Reference Functional Block Diagram


## C8051F060/1/2/3/4/5/6/7

Figure 11.2. REF2CN: Reference Control Register 2

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/w | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | 0 | 0 | BIASE | REFBE | 00000000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
| Bits7-4: | UNUSED. Read $=0000 \mathrm{~b}$; Write = don't care |  |  |  |  |  |  |  |
| Bits2-3: | RESERVED. Must Write to 00b. |  |  |  |  |  |  |  |
| Bit1: | BIASE: A 0: Interna 1: Interna | Gene | nerat Off. On. | ble | st be | using A | 2 or DA |  |
| Bit0: | REFBE: <br> 0: Interna <br> 1: Interna | Ref | Buff Off. On. | al vo | efere | driven | the VRE | pin. |

Table 11.1. Voltage Reference Electrical Characteristics
VDD $=3.0 \mathrm{~V}, \mathrm{AV}+=3.0 \mathrm{~V},-40$ to $+85^{\circ} \mathrm{C}$ unless otherwise specified

| Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Internal Reference (REFBE = 1) | $25^{\circ} \mathrm{C}$ ambient | 2.36 | 2.43 | 2.48 | V |
| Output Voltage |  |  | 50 |  | $\mu \mathrm{~A}$ |
| VREF Power Supply Current |  |  |  | 30 | mA |
| VREF Short-Circuit Current |  |  | 15 |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| VREF Temperature Coefficient |  |  | 0.5 | $\mathrm{ppm} / \mu \mathrm{A}$ |  |
| Load Regulation | Load =0 to 200 $\mu \mathrm{A}$ to AGND |  | ms |  |  |
| VREF Turn-on Time 1 | 4.7 $\mu \mathrm{F}$ tantalum, $0.1 ~ \mu F ~ c e r a m i c ~$ <br> bypass |  | 20 |  | $\mu \mathrm{~s}$ |
| VREF Turn-on Time 2 | $0.1 \mu \mathrm{~F}$ ceramic bypass |  | 10 |  | $\mu \mathrm{~s}$ |
| VREF Turn-on Time 3 | no bypass cap |  |  |  |  |

## C8051F060/1/2/3/4/5/6/7

## 12. Comparators

C8051F06x family of devices include three on-chip programmable voltage comparators, shown in Figure 12.1. Each comparator offers programmable response time and hysteresis. When assigned to a Port pin, the Comparator output may be configured as open drain or push-pull, and Comparator inputs should be configured as analog inputs (see Section "18.1.5. Configuring Port 1 and 2 pins as Analog Inputs" on page 207). The Comparator may also be used as a reset source (see Section "14.5. Comparator0 Reset" on page 165).

The output of a Comparator can be polled by software, used as an interrupt source, used as a reset source, and/or routed to a Port pin. Each comparator can be individually enabled and disabled (shutdown). When disabled, the Comparator output (if assigned to a Port I/O pin via the Crossbar) defaults to the logic low state, and its supply current falls to less than $1 \mu \mathrm{~A}$. See Section "18.1.1. Crossbar Pin Assignment and Allocation" on page 205 for details on configuring the Comparator output via the digital Crossbar. The Comparator inputs can be externally driven from -0.25 V to (VDD) +0.25 V without damage or upset. The

Figure 12.1. Comparator Functional Block Diagram


## C8051F060/1/2/3/4/5/6/7

complete electrical specifications for the Comparator are given in Table 12.1.
The Comparator response time may be configured in software using the CPnMD1-0 bits in register CPTnMD (see Figure 12.4). Selecting a longer response time reduces the amount of power consumed by the comparator. See Table 12.1 for complete timing and current consumption specifications.

Figure 12.2. Comparator Hysteresis Plot


The hysteresis of the Comparator is software-programmable via its Comparator Control register (CPTnCN ). The user can program both the amount of hysteresis voltage (referred to the input voltage) and the positive and negative-going symmetry of this hysteresis around the threshold voltage.

The Comparator hysteresis is programmed using Bits3-0 in the Comparator Control Register CPTnCN (shown in Figure 12.3). The amount of negative hysteresis voltage is determined by the settings of the CPnHYN bits. As shown in Figure 12.2, the negative hysteresis can be programmed to three different settings, or negative hysteresis can be disabled. In a similar way, the amount of positive hysteresis is determined by the setting the CPnHYP bits.

## C8051F060/1/2/3/4/5/6/7

Comparator interrupts can be generated on either rising-edge and falling-edge output transitions. (For Interrupt enable and priority control, see Section "13.3. Interrupt Handler" on page 151). The rising and/or falling -edge interrupts are enabled using the comparator's Rising/Falling Edge Interrupt Enable Bits (CPnRIE and CPnFIE) in their respective Comparator Mode Selection Register (CPTnMD), shown in Figure 12.4. These bits allow the user to control which edge (or both) will cause a comparator interrupt. However, the comparator interrupt must also be enabled in the Extended Interrupt Enable Register (EIE1). The CPnFIF flag is set to logic 1 upon a Comparator falling-edge interrupt, and the CPnRIF flag is set to logic 1 upon the Comparator rising-edge interrupt. Once set, these bits remain set until cleared by software. The output state of a Comparator can be obtained at any time by reading the CPnOUT bit. A Comparator is enabled by setting its respective CPnEN bit to logic 1, and is disabled by clearing this bit to logic 0.Upon enabling a comparator, the output of the comparator is not immediately valid. Before using a comparator as an interrupt or reset source, software should wait for a minimum of the specified "Power-up time" as specified in Table 12.1, "Comparator Electrical Characteristics," on page 122.

### 12.1. Comparator Inputs

The Port pins selected as comparator inputs should be configured as analog inputs in the Port 2 Input Configuration Register (for details on Port configuration, see Section "18.1.3. Configuring Port Pins as Digital Inputs" on page 207). The inputs for Comparator are on Port 2 as follows:

| Comparator Input | Port PIN |
| :---: | :---: |
| $\mathrm{CP0}+$ | P 2.6 |
| $\mathrm{CPO}-$ | P 2.7 |
| $\mathrm{CP} 1+$ | P 2.2 |
| $\mathrm{CP} 1-$ | P 2.3 |
| $\mathrm{CP} 2+$ | P 2.4 |
| $\mathrm{CP} 2-$ | P 2.5 |

## C8051F060/1/2/3/4/5/6/7

Figure 12.3. CPTnCN: Comparator 0, 1, and 2 Control Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Val |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CPnEN | CPnOUT | CPnRIF | CPnFIF | CPnHYP1 | CPnHYPO | CPnHYN1 | CPnHYNO | 000000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
| SFR Address: CPTOCN: 0x88; CPT1CN: 0x88; CPT2CN: $0 \times 88$ |  |  |  |  |  |  |  |  |
| Bit7: | CPnEN: Comparator Enable Bit. (Please see note below.) <br> 0: Comparator Disabled. <br> 1: Comparator Enabled. |  |  |  |  |  |  |  |
| Bit6: | nOUT: C <br> Voltage on <br> Voltage on | parator <br> Pn+ < CPn+ > | put Stat | Flag. |  |  |  |  |
| Bit5: | CPnRIF: Comparator Rising-Edge Interrupt Flag. <br> 0: No Comparator Rising Edge Interrupt has occurred since this flag was last cleared. <br> 1: Comparator Rising Edge Interrupt has occurred. Must be cleared by software. |  |  |  |  |  |  |  |
| Bit4: | CPnFIF: Comparator Falling-Edge Interrupt Flag. <br> 0: No Comparator Falling-Edge Interrupt has occurred since this flag was last cleared. <br> 1: Comparator Falling-Edge Interrupt has occurred. Must be cleared by software. |  |  |  |  |  |  |  |
| Bits3-2: | nHYP1-0 Positive Positive Positive Positive | ompara <br> steresis <br> steresis <br> steresis <br> steresis | Positive sabled. 5 mV . 10 mV . 20 mV . | ysteresis | ontrol Bits. |  |  |  |
| Bits1-0: | nHYN1-0 Negative Negative Negative Negative | Compara ysteresi ysteresi ysteresi ysteresi | Negative isabled. 5 mV . 10 mV . 20 mV . | Hysteresis | Control Bits |  |  |  |
| NOTE: | Upon enabling a comparator, the output of the comparator is not immediately valid. Before using a comparator as an interrupt or reset source, software should wait for a minimum of the specified "Power-up time" as specified in Table 12.1, "Comparator Electrical Characteris tics," on page 122. |  |  |  |  |  |  |  |

## C8051F060/1/2/3/4/5/6/7

Figure 12.4. CPTnMD: Comparator Mode Selection Register


## C8051F060/1/2/3/4/5/6/7

Table 12.1. Comparator Electrical Characteristics
VDD $=3.0 \mathrm{~V},-40$ to $+85^{\circ} \mathrm{C}$ unless otherwise specified.

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Response Time, Mode 0 | CPn+ - CPn- = 100 mV |  | 100 |  | ns |
|  | CPn+ - CPn- = 10 mV |  | 250 |  | ns |
| Response Time, Mode 1 | CPn+ - CPn- = 100 mV |  | 175 |  | ns |
|  | CPn+ - CPn- = 10 mV |  | 500 |  | ns |
| Response Time, Mode 2 | CPn+ - CPn- = 100 mV |  | 320 |  | ns |
|  | CPn+ - CPn- = 10 mV |  | 1100 |  | ns |
| Response Time, Mode 3 | CPn+ - CPn- = 100 mV |  | 1050 |  | ns |
|  | CPn+ - CPn- = 10 mV |  | 5200 |  | ns |
| Common-Mode Rejection Ratio |  |  | 1.5 | 4 | $\mathrm{mV} / \mathrm{V}$ |
| Positive Hysteresis 1 | CPnHYP1-0 = 00 | - | 0 | 1 | mV |
| Positive Hysteresis 2 | CPnHYP1-0 = 01 | 3 | 5 | 7 | mV |
| Positive Hysteresis 3 | CPnHYP1-0 = 10 | 7 | 10 | 15 | mV |
| Positive Hysteresis 4 | CPnHYP1-0 = 11 | 15 | 20 | 25 | mV |
| Negative Hysteresis 1 | CPnHYN1-0 $=00$ |  | 0 | 1 | mV |
| Negative Hysteresis 2 | CPnHYN1-0 = 01 | 3 | 5 | 7 | mV |
| Negative Hysteresis 3 | CPnHYN1-0 = 10 | 7 | 10 | 15 | mV |
| Negative Hysteresis 4 | CPnHYN1-0 = 11 | 15 | 20 | 25 | mV |
| Inverting or Non-Inverting Input Voltage Range |  | -0.25 |  | $\begin{gathered} \hline \text { VDD + } \\ 0.25 \end{gathered}$ | V |
| Input Capacitance |  |  | 7 |  | pF |
| Input Bias Current |  | -5 | 0.001 | +5 | nA |
| Input Offset Voltage |  | -5 |  | +5 | mV |
| Power Supply |  |  |  |  |  |
| Power Supply Rejection |  |  | 0.1 | 1 | $\mathrm{mV} / \mathrm{V}$ |
| Power-up Time ) |  |  | 10 |  | $\mu \mathrm{s}$ |
|  | Mode 0 |  | 7.6 |  | $\mu \mathrm{A}$ |
|  | Mode 1 |  | 3.2 |  | $\mu \mathrm{A}$ |
|  | Mode 2 |  | 1.3 |  | $\mu \mathrm{A}$ |
|  | Mode 3 |  | 0.4 |  | $\mu \mathrm{A}$ |

## C8051F060/1/2/3/4/5/6/7

## 13. CIP-51 Microcontroller

The MCU system controller core is the CIP-51 microcontroller. The CIP-51 is fully compatible with the MCS-51 ${ }^{\text {TM }}$ instruction set; standard $803 x / 805 x$ assemblers and compilers can be used to develop software. The MCU family has a superset of all the peripherals included with a standard 8051. Included are five 16-bit counter/timers (see description in Section 24), two full-duplex UARTs (see description in Section 22 and Section 23), 256 bytes of internal RAM, 128 byte Special Function Register (SFR) address space (see Section 13.2.6), and 59/24 General-Purpose I/O Pins (see description in Section 18). The CIP-51 also includes on-chip debug hardware (see description in Section 26), and interfaces directly with the MCU's analog and digital subsystems providing a complete data acquisition or control-system solution in a single integrated circuit.

- Fully Compatible with MCS-51 Instruction Set
- 25 MIPS Peak Throughput with 25 MHz Clock
- 0 to 25 MHz Clock Frequency
- 256 Bytes of Internal RAM
- 59/24 General-Purpose I/O Pins
- Extended Interrupt Handler
- Reset Input
- Power Management Modes
- On-chip Debug Logic
- Program and Data Memory Security


## C8051F060/1/2/3/4/5/6/7

The CIP-51 Microcontroller core implements the standard 8051 organization and peripherals as well as additional custom peripherals and functions to extend its capability (see Figure 13.1 for a block diagram). The CIP-51 includes the following features:

## Performance

The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute, and usually have a maximum system clock of 12 MHz . By contrast, the CIP-51 core executes $70 \%$ of its instructions in one or two system clock cycles, with no instructions taking more than eight system clock cycles.

With the CIP-51's maximum system clock at 25 MHz , it has a peak throughput of 25 MIPS . The CIP-51 has a total of 109 instructions. The table below shows the total number of instructions that require each execution time.

| Clocks to Execute | 1 | 2 | $2 / 3$ | 3 | $3 / 4$ | 4 | $4 / 5$ | 5 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Number of Instructions | 26 | 50 | 5 | 14 | 7 | 3 | 1 | 2 | 1 |

Figure 13.1. CIP-51 Block Diagram


## C8051F060/1/2/3/4/5/6/7

## Programming and Debugging Support

A JTAG-based serial interface is provided for in-system programming of the Flash program memory and communication with on-chip debug support logic. The re-programmable Flash can also be read and changed a single byte at a time by the application software using the MOVC and MOVX instructions. This feature allows program memory to be used for non-volatile data storage as well as updating program code under software control.

The on-chip debug support logic facilitates full speed in-circuit debugging, allowing the setting of hardware breakpoints and watch points, starting, stopping and single stepping through program execution (including interrupt service routines), examination of the program's call stack, and reading/writing the contents of registers and memory. This method of on-chip debug is completely non-intrusive and non-invasive, requiring no RAM, Stack, timers, or other on-chip resources.

The CIP-51 is supported by development tools from Silicon Labs and third party vendors. Silicon Labs provides an integrated development environment (IDE) which interfaces to the CIP 51 via its JTAG port to provide fast and efficient in-system device programming and debugging. Third party macro assemblers and C compilers are also available.

### 13.1. Instruction Set

The instruction set of the CIP-51 System Controller is fully compatible with the standard MCS-51 ${ }^{\text {TM }}$ instruction set; standard 8051 development tools can be used to develop software for the CIP-51. All CIP-51 instructions are the binary and functional equivalent of their MCS-51 ${ }^{\mathrm{TM}}$ counterparts, including opcodes, addressing modes and effect on PSW flags. However, instruction timing is different than that of the standard 8051.

### 13.1.1. Instruction and CPU Timing

In many 8051 implementations, a distinction is made between machine cycles and clock cycles, with machine cycles varying from 2 to 12 clock cycles in length. However, the CIP-51 implementation is based solely on clock cycle timing. All instruction timings are specified in terms of clock cycles.

Due to the pipelined architecture of the CIP-51, most instructions execute in the same number of clock cycles as there are program bytes in the instruction. Conditional branch instructions take one less clock cycle to complete when the branch is not taken as opposed to when the branch is taken. Table 13.1 is the CIP-51 Instruction Set Summary, which includes the mnemonic, number of bytes, and number of clock cycles for each instruction.

### 13.1.2. MOVX Instruction and Program Memory

In the CIP-51, the MOVX instruction serves three purposes: accessing on-chip XRAM, accessing off-chip XRAM, and writing to on-chip program Flash memory. The Flash access feature provides a mechanism for user software to update program code and use the program memory space for non-volatile data storage (see Section "16. Flash Memory" on page 177). The External Memory Interface provides a fast access to off-chip XRAM (or memory-mapped peripherals) via the MOVX instruction. Refer to Section "17. External Data Memory Interface and On-Chip XRAM" on page 187 for details.

## C8051F060/1/2/3/4/5/6/7

Table 13.1. CIP-51 Instruction Set Summary

| Mnemonic | Description | Bytes | Clock Cycles |
| :---: | :---: | :---: | :---: |
| Arithmetic Operations |  |  |  |
| ADD A, Rn | Add register to A | 1 | 1 |
| ADD A, direct | Add direct byte to A | 2 | 2 |
| ADD A, @Ri | Add indirect RAM to A | 1 | 2 |
| ADD A, \#data | Add immediate to A | 2 | 2 |
| ADDC A, Rn | Add register to A with carry | 1 | 1 |
| ADDC A, direct | Add direct byte to A with carry | 2 | 2 |
| ADDC A, @Ri | Add indirect RAM to A with carry | 1 | 2 |
| ADDC A, \#data | Add immediate to A with carry | 2 | 2 |
| SUBB A, Rn | Subtract register from A with borrow | 1 | 1 |
| SUBB A, direct | Subtract direct byte from A with borrow | 2 | 2 |
| SUBB A, @Ri | Subtract indirect RAM from A with borrow | 1 | 2 |
| SUBB A, \#data | Subtract immediate from A with borrow | 2 | 2 |
| INC A | Increment A | 1 | 1 |
| INC Rn | Increment register | 1 | 1 |
| INC direct | Increment direct byte | 2 | 2 |
| INC @Ri | Increment indirect RAM | 1 | 2 |
| DEC A | Decrement A | 1 | 1 |
| DEC Rn | Decrement register | 1 | 1 |
| DEC direct | Decrement direct byte | 2 | 2 |
| DEC @Ri | Decrement indirect RAM | 1 | 2 |
| INC DPTR | Increment Data Pointer | 1 | 1 |
| MUL AB | Multiply A and B | 1 | 4 |
| DIV AB | Divide A by B | 1 | 8 |
| DA A | Decimal adjust A | 1 | 1 |
| Logical Operations |  |  |  |
| ANL A, Rn | AND Register to A | 1 | 1 |
| ANL A, direct | AND direct byte to A | 2 | 2 |
| ANL A, @Ri | AND indirect RAM to A | 1 | 2 |
| ANL A, \#data | AND immediate to A | 2 | 2 |
| ANL direct, A | AND A to direct byte | 2 | 2 |
| ANL direct, \#data | AND immediate to direct byte | 3 | 3 |
| ORL A, Rn | OR Register to A | 1 | 1 |
| ORL A, direct | OR direct byte to A | 2 | 2 |
| ORL A, @Ri | OR indirect RAM to A | 1 | 2 |
| ORL A, \#data | OR immediate to A | 2 | 2 |
| ORL direct, A | OR A to direct byte | 2 | 2 |
| ORL direct, \#data | OR immediate to direct byte | 3 | 3 |
| XRL A, Rn | Exclusive-OR Register to A | 1 | 1 |
| XRL A, direct | Exclusive-OR direct byte to A | 2 | 2 |
| XRL A, @Ri | Exclusive-OR indirect RAM to A | 1 | 2 |
| XRL A, \#data | Exclusive-OR immediate to A | 2 | 2 |
| XRL direct, A | Exclusive-OR A to direct byte | 2 | 2 |

## C8051F060/1/2/3/4/5/6/7

Table 13.1. CIP-51 Instruction Set Summary (Continued)

| Mnemonic | Description | Bytes | Clock Cycles |
| :---: | :---: | :---: | :---: |
| XRL direct, \#data | Exclusive-OR immediate to direct byte | 3 | 3 |
| CLR A | Clear A | 1 | 1 |
| CPL A | Complement A | 1 | 1 |
| RL A | Rotate A left | 1 |  |
| RLC A | Rotate A left through Carry | 1 | 1 |
| RR A | Rotate A right | 1 | 1 |
| RRC A | Rotate A right through Carry | 1 | 1 |
| SWAP A | Swap nibbles of A | 1 | 1 |
| Data Transfer |  |  |  |
| MOV A, Rn | Move Register to A | 1 | 1 |
| MOV A, direct | Move direct byte to A | 2 | 2 |
| MOV A, @Ri | Move indirect RAM to A | 1 | 2 |
| MOV A, \#data | Move immediate to A | 2 | 2 |
| MOV Rn, A | Move A to Register | 1 | 1 |
| MOV Rn, direct | Move direct byte to Register | 2 | 2 |
| MOV Rn, \#data | Move immediate to Register | 2 | 2 |
| MOV direct, A | Move A to direct byte | 2 | 2 |
| MOV direct, Rn | Move Register to direct byte | 2 | 2 |
| MOV direct, direct | Move direct byte to direct byte | 3 | 3 |
| MOV direct, @Ri | Move indirect RAM to direct byte | 2 | 2 |
| MOV direct, \#data | Move immediate to direct byte | 3 | 3 |
| MOV @Ri, A | Move A to indirect RAM | 1 | 2 |
| MOV @Ri, direct | Move direct byte to indirect RAM | 2 | 2 |
| MOV @Ri, \#data | Move immediate to indirect RAM | 2 | 2 |
| MOV DPTR, \#data16 | Load DPTR with 16-bit constant | 3 | 3 |
| MOVC A, @A+DPTR | Move code byte relative DPTR to A | 1 | 3 |
| MOVC A, @A+PC | Move code byte relative PC to A | 1 | 3 |
| MOVX A, @Ri | Move external data (8-bit address) to A | 1 | 3 |
| MOVX @Ri, A | Move A to external data (8-bit address) | 1 | 3 |
| MOVX A, @DPTR | Move external data (16-bit address) to A | 1 | 3 |
| MOVX @DPTR, A | Move A to external data (16-bit address) | 1 | 3 |
| PUSH direct | Push direct byte onto stack | 2 | 2 |
| POP direct | Pop direct byte from stack | 2 | 2 |
| XCH A, Rn | Exchange Register with A | 1 | 1 |
| XCH A, direct | Exchange direct byte with A | 2 | 2 |
| XCH A, @Ri | Exchange indirect RAM with A | 1 | 2 |
| XCHD A, @Ri | Exchange low nibble of indirect RAM with A | 1 | 2 |
| Boolean Manipulation |  |  |  |
| CLR C | Clear Carry | 1 | 1 |
| CLR bit | Clear direct bit | 2 | 2 |
| SETB C | Set Carry | 1 | 1 |
| SETB bit | Set direct bit | 2 | 2 |
| CPL C | Complement Carry | 1 | 1 |
| CPL bit | Complement direct bit | 2 | 2 |
| ANL C, bit | AND direct bit to Carry | 2 | 2 |

## C8051F060/1/2/3/4/5/6/7

Table 13.1. CIP-51 Instruction Set Summary (Continued)

| Mnemonic | Description | Bytes | Clock Cycles |
| :---: | :---: | :---: | :---: |
| ANL C, /bit | AND complement of direct bit to Carry | 2 | 2 |
| ORL C, bit | OR direct bit to carry | 2 | 2 |
| ORL C, /bit | OR complement of direct bit to Carry | 2 | 2 |
| MOV C, bit | Move direct bit to Carry | 2 | 2 |
| MOV bit, C | Move Carry to direct bit | 2 | 2 |
| JC rel | Jump if Carry is set | 2 | $2 / 3$ |
| JNC rel | Jump if Carry is not set | 2 | 2/3 |
| JB bit, rel | Jump if direct bit is set | 3 | 3/4 |
| JNB bit, rel | Jump if direct bit is not set | 3 | 3/4 |
| JBC bit, rel | Jump if direct bit is set and clear bit | 3 | 3/4 |
| Program Branching |  |  |  |
| ACALL addr11 | Absolute subroutine call | 2 | 3 |
| LCALL addr16 | Long subroutine call | 3 | 4 |
| RET | Return from subroutine | 1 | 5 |
| RETI | Return from interrupt | 1 | 5 |
| AJMP addr11 | Absolute jump | 2 | 3 |
| LJMP addr16 | Long jump | 3 | 4 |
| SJMP rel | Short jump (relative address) | 2 | 3 |
| JMP @A+DPTR | Jump indirect relative to DPTR | 1 | 3 |
| JZ rel | Jump if A equals zero | 2 | 2/3 |
| JNZ rel | Jump if A does not equal zero | 2 | 2/3 |
| CJNE A, direct, rel | Compare direct byte to A and jump if not equal | 3 | 3/4 |
| CJNE A, \#data, rel | Compare immediate to A and jump if not equal | 3 | 3/4 |
| CJNE Rn, \#data, rel | Compare immediate to Register and jump if not equal | 3 | 3/4 |
| CJNE @Ri, \#data, rel | Compare immediate to indirect and jump if not equal | 3 | 4/5 |
| DJNZ Rn, rel | Decrement Register and jump if not zero | 2 | 2/3 |
| DJNZ direct, rel | Decrement direct byte and jump if not zero | 3 | 3/4 |
| NOP | No operation | 1 | 1 |

Notes on Registers, Operands and Addressing Modes:
Rn - Register R0-R7 of the currently selected register bank.
@Ri - Data RAM location addressed indirectly through R0 or R1.
rel - 8-bit, signed (two's complement) offset relative to the first byte of the following instruction. Used by
SJMP and all conditional jumps.
direct - 8-bit internal data location's address. This could be a direct-access Data RAM location (0x00$0 x 7 F$ ) or an SFR (0x80-0xFF).
\#data-8-bit constant
\#data16-16-bit constant
bit - Direct-accessed bit in Data RAM or SFR
addr11-11-bit destination address used by ACALL and AJMP. The destination must be within the same 2K-byte page of program memory as the first byte of the following instruction.
addr16-16-bit destination address used by LCALL and LJMP. The destination may be anywhere within the 64 K -byte program memory space.

There is one unused opcode (0xA5) that performs the same function as NOP.
All mnemonics copyrighted © Intel Corporation 1980.

## C8051F060/1/2/3/4/5/6/7

### 13.2. Memory Organization

The memory organization of the CIP-51 System Controller is similar to that of a standard 8051. There are two separate memory spaces: program memory and data memory. Program and data memory share the same address space but are accessed via different instruction types. There are 256 bytes of internal data memory and 64 k bytes (C8051F060/1/2/3/4/5) or 32 k bytes (C8051F066/7) of internal program memory address space implemented within the CIP-51. The CIP-51 memory organization is shown in Figure 13.2.

Figure 13.2. Memory Map


### 13.2.1. Program Memory

The CIP-51 has a 64 k byte program memory space. The C8051F060/1/2/3/4/5 devices implement 64 k bytes of this program memory space as in-system re-programmable Flash memory, organized in a contiguous block from addresses $0 \times 0000$ to 0xFFFF. Note: 1024 bytes ( $0 x F C 00$ to 0xFFFF) of this memory are reserved, and are not available for user program storage. The C8051F066/7 implement 32 k bytes of this program memory space as in-system re-programmable Flash memory, organized in a contiguous block from addresses $0 \times 0000$ to $0 \times 7$ FFF.

Program memory is normally assumed to be read-only (using the MOVC instruction). However, the CIP-51 can write to program memory by enabling Flash writes, and using the MOVX instruction. This feature provides a mechanism for the CIP-51 to update program code and use the program memory space for nonvolatile data storage. Refer to Section "16. Flash Memory" on page 177 for further details.

## C8051F060/1/2/3/4/5/6/7

### 13.2.2. Data Memory

The CIP-51 implements 256 bytes of internal RAM mapped into the data memory space from 0x00 through OxFF. The lower 128 bytes of data memory are used for general purpose registers and scratch pad memory. Either direct or indirect addressing may be used to access the lower 128 bytes of data memory. Locations $0 \times 00$ through $0 \times 1 \mathrm{~F}$ are addressable as four banks of general purpose registers, each bank consisting of eight byte-wide registers. The next 16 bytes, locations $0 \times 20$ through $0 \times 2 F$, may either be addressed as bytes or as 128 bit locations accessible with the direct addressing mode.

The upper 128 bytes of data memory are accessible only by indirect addressing. This region occupies the same address space as the Special Function Registers (SFRs) but is physically separate from the SFR space. The addressing mode used by an instruction when accessing locations above 0x7F determines whether the CPU accesses the upper 128 bytes of data memory space or the SFRs. Instructions that use direct addressing above 0x7F will access the SFR space. Instructions using indirect addressing above $0 \times 7 \mathrm{~F}$ access the upper 128 bytes of data memory. Figure 13.2 illustrates the data memory organization of the CIP-51.

### 13.2.3. General Purpose Registers

The lower 32 bytes of data memory, locations $0 \times 00$ through $0 \times 1 F$, may be addressed as four banks of gen-eral-purpose registers. Each bank consists of eight byte-wide registers designated R0 through R7. Only one of these banks may be enabled at a time. Two bits in the program status word, RSO (PSW.3) and RS1 (PSW.4), select the active register bank (see description of the PSW in Figure 13.16). This allows fast context switching when entering subroutines and interrupt service routines. Indirect addressing modes use registers R0 and R1 as index registers.

### 13.2.4. Bit Addressable Locations

In addition to direct access to data memory organized as bytes, the sixteen data memory locations at $0 \times 20$ through $0 \times 2 \mathrm{~F}$ are also accessible as 128 individually addressable bits. Each bit has a bit address from $0 \times 00$ to $0 \times 7$ F. Bit 0 of the byte at $0 \times 20$ has bit address $0 \times 00$ while bit 7 of the byte at $0 \times 20$ has bit address $0 \times 07$. Bit 7 of the byte at $0 \times 2 \mathrm{~F}$ has bit address $0 \times 7$ F. A bit access is distinguished from a full byte access by the type of instruction used (a bit source or destination operand as opposed to a byte source or destination).

The MCS-51 ${ }^{\text {TM }}$ assembly language allows an alternate notation for bit addressing of the form XX.B where $X X$ is the byte address and $B$ is the bit position within the byte. For example, the instruction:

MOV
C, 22.3 h
moves the Boolean value at $0 \times 13$ (bit 3 of the byte at location $0 \times 22$ ) into the Carry flag.

### 13.2.5. Stack

A programmer's stack can be located anywhere in the 256 byte data memory. The stack area is designated using the Stack Pointer (SP, address 0x81) SFR. The SP will point to the last location used. The next value pushed on the stack is placed at $\mathrm{SP}+1$ and then SP is incremented. A reset initializes the stack pointer to location $0 \times 07$; therefore, the first value pushed on the stack is placed at location $0 \times 08$, which is also the first register (R0) of register bank 1. Thus, if more than one register bank is to be used, the SP should be initialized to a location in the data memory not being used for data storage. The stack depth can extend up to 256 bytes.

The MCUs also have built-in hardware for a stack record which is accessed by the debug logic. The stack record is a 32-bit shift register, where each PUSH or increment SP pushes one record bit onto the register,

## C8051F060/1/2/3/4/5/6/7

and each CALL pushes two record bits onto the register. (A POP or decrement SP pops one record bit, and a RET pops two record bits, also.) The stack record circuitry can also detect an overflow or underflow on the 32-bit shift register, and can notify the debug software even with the MCU running at speed.

### 13.2.6. Special Function Registers

The direct-access data memory locations from $0 x 80$ to $0 x F F$ constitute the Special Function Registers (SFRs). The SFRs provide control and data exchange with the CIP-51's resources and peripherals. The CIP-51 duplicates the SFRs found in a typical 8051 implementation as well as implementing additional SFRs used to configure and access the sub-systems unique to the MCU. This allows the addition of new functionality while retaining compatibility with the MCS-51 ${ }^{\text {TM }}$ instruction set. Table 13.2 lists the SFRs implemented in the CIP-51 System Controller.

The SFRs are accessed whenever the direct addressing mode is used to access memory locations from $0 \times 80$ to $0 x F F$. SFRs with addresses ending in $0 \times 0$ or $0 \times 8$ (e.g. P0, TCON, P1, SCON, IE, etc.) are bitaddressable as well as byte-addressable. All other SFRs are byte-addressable only. Unoccupied addresses in the SFR space are reserved for future use. Accessing these areas will have an indeterminate effect and should be avoided. Refer to the corresponding pages of the datasheet, as indicated in Table 13.3, for a detailed description of each register.

### 13.2.6.1.SFR Paging

The CIP-51 features SFR paging, allowing the device to map many SFRs into the $0 \times 80$ to $0 x F F$ memory address space. The SFR memory space has 256 pages. In this way, each memory location from $0 \times 80$ to $0 x F F$ can access up to 256 SFRs. The C8051F06x family of devices utilizes five SFR pages: $0,1,2,3$, and F. SFR pages are selected using the Special Function Register Page Selection register, SFRPAGE (see Figure 13.10). The procedure for reading and writing an SFR is as follows:

1. Select the appropriate SFR page number using the SFRPAGE register.
2. Use direct accessing mode to read or write the special function register (MOV instruction).

### 13.2.6.2.Interrupts and SFR Paging

When an interrupt occurs, the SFR Page Register will automatically switch to the SFR page containing the flag bit that caused the interrupt. The automatic SFR Page switch function conveniently removes the burden of switching SFR pages from the interrupt service routine. Upon execution of the RETI instruction, the SFR page is automatically restored to the SFR Page in use prior to the interrupt. This is accomplished via a three-byte SFR Page Stack. The top byte of the stack is SFRPAGE, the current SFR Page. The second byte of the SFR Page Stack is SFRNEXT. The third, or bottom byte of the SFR Page Stack is SFRLAST. On interrupt, the current SFRPAGE value is pushed to the SFRNEXT byte, and the value of SFRNEXT is pushed to SFRLAST. Hardware then loads SFRPAGE with the SFR Page containing the flag bit associated with the interrupt. On a return from interrupt, the SFR Page Stack is popped resulting in the value of SFRNEXT returning to the SFRPAGE register, thereby restoring the SFR page context without software intervention. The value in SFRLAST ( $0 \times 00$ if there is no SFR Page value in the bottom of the stack) of the stack is placed in SFRNEXT register. If desired, the values stored in SFRNEXT and SFRLAST may be
modified during an interrupt, enabling the CPU to return to a different SFR Page upon execution of the RETI instruction (on interrupt exit). Modifying registers in the SFR Page Stack does not cause a push or pop of the stack. Only interrupt calls and returns will cause push/pop operations on the SFR Page Stack.

## C8051F060/1/2/3/4/5/6/7

Figure 13.3. SFR Page Stack


Automatic hardware switching of the SFR Page on interrupts may be enabled or disabled as desired using the SFR Automatic Page Control Enable Bit located in the SFR Page Control Register (SFRPGCN). This function defaults to 'enabled' upon reset. In this way, the autoswitching function will be enabled unless disabled in software.

A summary of the SFR locations (address and SFR page) is provided in Table 13.2. in the form of an SFR memory map. Each memory location in the map has an SFR page row, denoting the page in which that SFR resides. Note that certain SFRs are accessible from ALL SFR pages, and are denoted by the "(ALL PAGES)" designation. For example, the Port I/O registers P0, P1, P2, and P3 all have the "(ALL PAGES)" designation, indicating these SFRs are accessible from all SFR pages regardless of the SFRPAGE register value.

## C8051F060/1/2/3/4/5/6/7

### 13.2.6.3.SFR Page Stack Example

The following is an example that shows the operation of the SFR Page Stack during interrupts.

In this example, the SFR Page Control is left in the default enabled state (i.e., SFRPGEN = 1), and the CIP-51 is executing in-line code that is writing values to Port 5 (SFR "P5", located at address 0xD8 on SFR Page 0x0F). The device is also using the Programmable Counter Array (PCA) and the 10-bit ADC (ADC2) window comparator to monitor a voltage. The PCA is timing a critical control function in its interrupt service routine (ISR), so its interrupt is enabled and is set to high priority. The ADC2 is monitoring a voltage that is less important, but to minimize the software overhead its window comparator is being used with an associated ISR that is set to low priority. At this point, the SFR page is set to access the Port 5 SFR (SFRPAGE = 0x0F). See Figure 13.4 below.

Figure 13.4. SFR Page Stack While Using SFR Page 0x0F To Access Port 5


## C8051F060/1/2/3/4/5/6/7

While CIP-51 executes in-line code (writing values to Port 5 in this example), ADC2 Window Comparator Interrupt occurs. The CIP-51 vectors to the ADC2 Window Comparator ISR and pushes the current SFR Page value (SFR Page 0xOF) into SFRNEXT in the SFR Page Stack. The SFR page needed to access ADC2's SFRs is then automatically placed in the SFRPAGE register (SFR Page 0x02). SFRPAGE is considered the "top" of the SFR Page Stack. Software can now access the ADC2 SFRs. Software may switch to any SFR Page by writing a new value to the SFRPAGE register at any time during the ADC2 ISR to access SFRs that are not on SFR Page 0x02. See Figure 13.5 below.

Figure 13.5. SFR Page Stack After ADC2 Window Comparator Interrupt Occurs


## C8051F060/1/2/3/4/5/6/7

While in the ADC2 ISR, a PCA interrupt occurs. Recall the PCA interrupt is configured as a high priority interrupt, while the ADC2 interrupt is configured as a low priority interrupt. Thus, the CIP-51 will now vector to the high priority PCA ISR. Upon doing so, the CIP-51 will automatically place the SFR page needed to access the PCA's special function registers into the SFRPAGE register, SFR Page 0x00. The value that was in the SFRPAGE register before the PCA interrupt (SFR Page 2 for ADC2) is pushed down the stack into SFRNEXT. Likewise, the value that was in the SFRNEXT register before the PCA interrupt (in this case SFR Page 0x0F for Port 5) is pushed down to the SFRLAST register, the "bottom" of the stack. Note that a value stored in SFRLAST (via a previous software write to the SFRLAST register) will be overwritten. See Figure 13.6 below.

Figure 13.6. SFR Page Stack Upon PCA Interrupt Occurring During an ADC2 ISR


## C8051F060/1/2/3/4/5/6/7

On exit from the PCA interrupt service routine, the CIP-51 will return to the ADC2 Window Comparator ISR. On execution of the RETI instruction, SFR Page 0x00 used to access the PCA registers will be automatically popped off of the SFR Page Stack, and the contents of the SFRNEXT register will be moved to the SFRPAGE register. Software in the ADC2 ISR can continue to access SFRs as it did prior to the PCA interrupt. Likewise, the contents of SFRLAST are moved to the SFRNEXT register. Recall this was the SFR Page value 0x0F being used to access Port 5 before the ADC2 interrupt occurred. See Figure 13.7 below.

Figure 13.7. SFR Page Stack Upon Return From PCA Interrupt


## C8051F060/1/2/3/4/5/6/7

On the execution of the RETI instruction in the ADC2 Window Comparator ISR, the value in SFRPAGE register is overwritten with the contents of SFRNEXT. The CIP-51 may now access the Port 5 SFR bits as it did prior to the interrupts occurring. See Figure 13.8 below.

Figure 13.8. SFR Page Stack Upon Return From ADC2 Window Interrupt


Note that in the above example, all three bytes in the SFR Page Stack are accessible via the SFRPAGE, SFRNEXT, and SFRLAST special function registers. If the stack is altered while servicing an interrupt, it is possible to return to a different SFR Page upon interrupt exit than selected prior to the interrupt call. Direct access to the SFR Page stack can be useful to enable real-time operating systems to control and manage context switching between multiple tasks.

Push operations on the SFR Page Stack only occur on interrupt service, and pop operations only occur on interrupt exit (execution on the RETI instruction). The automatic switching of the SFRPAGE and operation of the SFR Page Stack as described above can be disabled in software by clearing the SFR Automatic Page Enable Bit (SFRPGEN) in the SFR Page Control Register (SFRPGCN). See Figure 13.9.

Figure 13.9. SFRPGCN: SFR Page Control Register


Figure 13.10. SFRPAGE: SFR Page Register

| R/W | R/W | R/W | R/W | R/M | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit7 | Bit6 | Bit5 | Bit4 |  |  |  |  |  |
|  |  |  |  | Bit3 | Bit2 | Bit1 | Bit0 |  |
|  |  |  |  |  |  |  | $\begin{aligned} & \text { Addr } \\ & \text { FR P } \end{aligned}$ | $0 \times 84$ <br> All Pages |

Bits7-0: SFR Page Bits: Byte Represents the SFR Page the C8051 MCU use when reading or modifying SFRs.
Write: Sets the SFR Page.
Read: Byte is the SFR page the C8051 MCU is using.
When enabled in the SFR Page Control Register (SFRPGCN), the C8051 will automatically switch to the SFR Page that contains the SFRs of the corresponding peripheral/function that caused the interrupt, and return to the previous SFR page upon return from interrupt (unless SFR Stack was altered before a returning from the interrupt).
SFRPAGE is the top byte of the SFR Page Stack, and push/pop events of this stack are caused by interrupts (and not by reading/writing to the SFRPAGE register)

## C8051F060/1/2/3/4/5/6/7

Figure 13.11. SFRNEXT: SFR Next Register


Figure 13.12. SFRLAST: SFR Last Register

| R/W |  |  |  |  |  |  |  | R/W | R/W |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  | R/W | R/W | R/W | R/W | Reset Value |  |  |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 <br> SFR Address: 00000000 <br> SFR Page: All Pages |  |  |

Bits7-0: SFR Page Stack Bits: SFR page context is retained upon interrupts/return from interrupts in a 3 byte SFR Page Stack: SFRPAGE is the first entry, SFRNEXT is the second, and SFRLAST is the third entry. The SFR stack bytes may be used to alter the context in the SFR Page Stack, and will not cause the stack to 'push' or 'pop'. Only interrupts and return from interrupt cause push and pop the SFR Page Stack.
Write:
Sets the SFR Page in the last entry of the SFR Stack. This will cause the SFRNEXT SFR to have this SFR page value upon a return from interrupt.
Read:
Returns the value of the SFR page contained in the last entry of the SFR stack.

## C8051F060/1/2/3/4/5/6/7

Table 13.2. Special Function Register (SFR) Memory Map

| $\begin{array}{\|l\|l} \hline \mathrm{A} \\ \mathrm{D} \\ \mathrm{D} \\ \mathrm{R} \\ \mathrm{E} \\ \mathrm{~S} \\ \mathrm{~S} \end{array}$ | $\begin{gathered} \text { SFR } \\ \text { P } \\ \text { A } \\ \text { G } \\ \text { E } \end{gathered}$ | 0(8) | 1(9) | 2(A) | 3(B) | 4(C) | 5(D) | 6(E) | 7(F) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| F8 | $\begin{aligned} & \hline 0 \\ & 1 \\ & 2 \\ & 3 \\ & \hline \end{aligned}$ | SPIOCN <br> CANOCN <br> DMAOCF P7 | PCAOL <br> DMAOCTL | $\mathrm{PCAOH}$ <br> DMAOCTH | PCAOCPLO <br> DMAOCSL | PCAOCPHO <br> DMAOCSH | PCA0CPL1 <br> DMAOBND | PCAOCPH1 <br> DMAOISW | WDTCN (ALL PAGES) |
| F0 | $\begin{aligned} & \hline 0 \\ & 1 \\ & 2 \\ & 3 \\ & \mathrm{~F} \end{aligned}$ | $\left\lvert\, \begin{gathered} \mathrm{B} \\ \text { (ALL PAGES) } \end{gathered}\right.$ |  |  |  |  |  | EIP1 (ALL PAGES) | EIP2 |
| E8 | $\begin{aligned} & \hline 0 \\ & 1 \\ & 2 \\ & 3 \\ & \mathrm{~F} \end{aligned}$ | ADCOCN <br> ADC1CN <br> ADC2CN <br> P6 | PCA0CPL2 | PCAOCPH2 | PCA0CPL3 | PCAOCPH3 | PCA0CPL4 | PCA0CPH4 | RSTSRC |
| E0 | $\begin{aligned} & \hline 0 \\ & 1 \\ & 2 \\ & 3 \\ & \mathrm{~F} \end{aligned}$ | ACC <br> (ALL PAGES) | PCA0CPL5 <br> XBRO | PCA0CPH5 <br> XBR1 | XBR2 | XBR3 |  | $\left\lvert\, \begin{gathered} \text { EIE1 } \\ \text { (ALL PAGES) } \end{gathered}\right.$ | $\begin{gathered} \text { EIE2 } \\ \text { (ALL PAGES) } \end{gathered}$ |
| D8 | $\begin{aligned} & \hline 0 \\ & 1 \\ & 2 \\ & 3 \\ & \mathrm{~F} \end{aligned}$ | PCAOCN CANODATL DMA0CN P5 | PCAOMD CANODATH DMAODAL | PCAOCPM0 CANOADR <br> DMAODAH | $\begin{aligned} & \text { PCAOCPM1 } \\ & \text { CANOTST } \\ & \text { DMAODSL } \end{aligned}$ | PCA0CPM2 <br> DMAODSH | PCAOCPM3 <br> DMAOIPT | PCA0CPM4 <br> DMAOIDT | PCA0CPM5 |
| D0 | $\begin{aligned} & \hline 0 \\ & 1 \\ & 2 \\ & 3 \\ & \hline \end{aligned}$ | $\left\lvert\, \begin{gathered} \text { PSW } \\ \text { (ALL PAGES) } \end{gathered}\right.$ | REFOCN <br> REF1CN <br> REF2CN | $\begin{aligned} & \text { DACOL } \\ & \text { DAC1L } \end{aligned}$ | $\begin{aligned} & \text { DAC0H } \\ & \text { DAC1H } \end{aligned}$ | $\begin{aligned} & \text { DAC0CN } \\ & \text { DAC1CN } \end{aligned}$ |  |  |  |
| C8 | $\begin{aligned} & \hline 0 \\ & 1 \\ & 2 \\ & 3 \\ & \hline \end{aligned}$ | TMR2CN TMR3CN TMR4CN <br> P4 | TMR2CF TMR3CF TMR4CF | RCAP2L RCAP3L RCAP4L | RCAP2H RCAP3H RCAP4H |  |  |  | SMB0CR |
| $\mathrm{Co}$ | $\begin{array}{\|l\|} \hline 0 \\ 1 \\ 2 \\ 3 \\ F \\ \hline \end{array}$ | SMB0CN CANOSTA | SMB0STA | SMB0DAT | SMB0ADR | ADC0GTL <br> ADC2GTL | ADC0GTH <br> ADC2GTH | ADCOLTL <br> ADC2LTL | ADCOLTH <br> ADC2LTH |
| B8 | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \\ & F \end{aligned}$ | $\left\lvert\, \begin{gathered} \text { IP } \\ \text { (ALL PAGES) } \end{gathered}\right.$ | SADEN0 | AMX2CF <br> ADC0CPT | AMXOSL <br> AMX2SL <br> ADCOCCF | $\begin{aligned} & \text { ADC0CF } \\ & \text { ADC1CF } \\ & \text { ADC2CF } \end{aligned}$ |  |  |  |
|  |  | 0(8) | 1(9) | 2(A) | 3(B) | 4(C) | 5(D) | 6(E) | 7(F) |

## C8051F060/1/2/3/4/5/6/7

Table 13.2. Special Function Register (SFR) Memory Map

| B0 | 0 1 2 3 F | $\left\lvert\, \begin{gathered} \text { P3 } \\ \text { (ALL PAGES) } \end{gathered}\right.$ |  |  |  |  |  |  | FLSCL FLACL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A8 | O 1 2 3 F | $\left\lvert\, \begin{gathered} \text { IE } \\ \text { (ALL PAGES) } \end{gathered}\right.$ | SADDR0 |  |  |  | P1MDIN | P2MDIN |  |
| A0 | O 1 2 3 F | $\left\lvert\, \begin{gathered} \text { P2 } \\ \text { (ALL PAGES) } \end{gathered}\right.$ | EMIOTC | EMIOCN | EMIOCF | POMDOUT | P1MDOUT | P2MDOUT | P3MDOUT |
| 98 | O 1 2 2 3 F | $\begin{aligned} & \hline \text { SCON0 } \\ & \text { SCON1 } \end{aligned}$ | $\begin{aligned} & \hline \text { SBUFO } \\ & \text { SBUF1 } \end{aligned}$ | SPIOCFG | SPIODAT | P4MDOUT | SPIOCKR <br> P5MDOUT | P6MDOUT | P7MDOUT |
| 90 | O <br> 1 <br> 2 <br> 3 | $\left\lvert\, \begin{gathered} \text { P1 } \\ \text { (ALL PAGES) } \end{gathered}\right.$ | SSTA0 |  |  |  |  | SFRPGCN | CLKSEL |
| 88 | O 1 2 3 F | TCON CPTOCN CPT1CN CPT2CN | TMOD CPTOMD CPT1MD CPT2MD | TLO OSCICN | $\begin{gathered} \text { TL1 } \\ \text { OSCICL } \end{gathered}$ | THO OSCXCN | TH1 | CKCON | PSCTL |
| 80 | $\begin{aligned} & \hline 0 \\ & 1 \\ & 2 \\ & 3 \\ & \mathrm{~F} \end{aligned}$ | $\left\lvert\, \begin{gathered} \text { PO } \\ \text { (ALL PAGES) } \end{gathered}\right.$ | SP (ALL PAGES) |  | DPH <br> (ALL PAGES) | SFRPAGE (ALL PAGES) | SFRNEXT (ALL PAGES) | SFRLAST (ALL PAGES) | PCON (ALL PAGES) |
|  |  | 0(8) | 1(9) | 2(A) | 3(B) | 4(C) | 5(D) | 6(E) | 7(F) |

## C8051F060/1/2/3/4/5/6/7

Table 13.3. Special Function Registers
SFRs are listed in alphabetical order. All undefined SFR locations are reserved.

| Register | Address | SFR Page | Description | Page No. |
| :---: | :---: | :---: | :---: | :---: |
| B | 0xF0 | All Pages | B Register | page 150 |
| ACC | 0xE0 | All Pages | Accumulator | page 150 |
| ADC0CCF | 0xBB | F | ADC0 Calibration Coefficient | page 68 |
| ADC0CF | 0xBC | 0 | ADC0 Configuration | page 58 |
| ADC0CN | 0xE8 | 0 | ADC0 Control | page 60 |
| ADC0CPT | 0xBA | F | ADC0 Calibration Pointer | page 68 |
| ADC0GTH | 0xC5 | 0 | ADC0 Greater-Than High | page 69 |
| ADC0GTL | 0xC4 | 0 | ADC0 Greater-Than Low | page 69 |
| ADCOH | 0xBF | 0 | ADC0 Data Word High | page 63 |
| ADCOL | 0xBE | 0 | ADC0 Data Word Low | page 63 |
| ADCOLTH | 0xC7 | 0 | ADC0 Less-Than High | page 70 |
| ADCOLTL | 0xC6 | 0 | ADC0 Less-Than Low | page 70 |
| ADC1CF | 0xBC | 1 | ADC1 Configuration | page 59 |
| ADC1CN | 0xE8 | 1 | ADC1 Control | page 61 |
| ADC1H | 0xBF | 1 | ADC1 Data Word High | page 65 |
| ADC1L | 0xBE | 1 | ADC1 Data Word Low | page 65 |
| ADC2CF | 0xBC | 2 | ADC2 Configuration | page 94*5 |
| ADC2CN | 0xE8 | 2 | ADC2 Control | page $96{ }^{*}$ |
| ADC2GTH | $0 \times \mathrm{C} 5$ | 2 | ADC2 Greater-Than High | page $97{ }^{* 5}$ |
| ADC2GTL | 0xC4 | 2 | ADC2 Greater-Than Low | page $97{ }^{*}$ |
| ADC2H | 0xBF | 2 | ADC2 Data Word High | page $95{ }^{* 5}$ |
| ADC2L | 0xBE | 2 | ADC2 Data Word Low | page 95*5 |
| ADC2LTH | 0xC7 | 2 | ADC2 Less-Than High | page $98{ }^{*}$ |
| ADC2LTL | 0xC6 | 2 | ADC2 Less-Than Low | page $98{ }^{* 5}$ |
| AMXOSL | 0xBB | 0 | ADC0 Multiplexer Channel Select | page 57 |
| AMX2CF | 0xBA | 2 | ADC2 Analog Multiplexer Configuration | page 94*5 |
| AMX2SL | 0xBB | 2 | ADC2 Analog Multiplexer Channel Select | page $93{ }^{* 5}$ |
| CANOADR | OxDA | 1 | CANO Address | page $232 * 5$ |
| CANOCN | 0xF8 | 1 | CANO Control | page $232{ }^{* 5}$ |
| CANODATH | 0xD9 | 1 | CANO Data High | page 231*5 |
| CANODATL | 0xD8 | 1 | CANO Data Low | page 231*5 |
| CANOSTA | 0xC0 | 1 | CAN0 Status | page $233{ }^{* 5}$ |
| CANOTST | 0xDB | 1 | CANO Test | page $233{ }^{*}$ |
| CKCON | 0x8E | 0 | Clock Control | page 293 |
| CLKSEL | 0x97 | F | Oscillator Clock Selection Register | page 173 |
| CPTOCN | 0x88 | 1 | Comparator 0 Control | page 120 |
| CPTOMD | 0x89 | 1 | Comparator 0 Configuration | page 121 |
| CPT1CN | 0x88 | 2 | Comparator 1 Control | page 120 |
| CPT1MD | 0x89 | 2 | Comparator 1 Configuration | page 121 |
| CPT2CN | 0x88 | 3 | Comparator 2 Control | page 120 |

## C8051F060/1/2/3/4/5/6/7

Table 13.3. Special Function Registers (Continued)
SFRs are listed in alphabetical order. All undefined SFR locations are reserved.

| Register | Address | SFR Page | Description | Page No. |
| :---: | :---: | :---: | :---: | :---: |
| CPT2MD | 0x89 | 3 | Comparator 2 Configuration | page 121 |
| DAC0CN | 0xD4 | 0 | DAC0 Control | page 106*5 |
| DACOH | 0xD3 | 0 | DAC0 High | page 105*5 |
| DACOL | 0xD2 | 0 | DAC0 Low | page $105 * 5$ |
| DAC1CN | 0xD4 | 1 | DAC1 Control | page 108*5 |
| DAC1H | 0xD3 | 1 | DAC1 High | page $107 * 5$ |
| DAC1L | 0xD2 | 1 | DAC1 Low | page 107*5 |
| DMAOBND | 0xFD | 3 | DMA0 Instruction Boundary | page 83 |
| DMA0CF | 0xF8 | 3 | DMA0 Configuration | page 81 |
| DMA0CN | 0xD8 | 3 | DMA0 Control | page 80 |
| DMA0CSH | 0xFC | 3 | DMA0 Repeat Counter Status High Byte | page 85 |
| DMA0CSL | 0xFB | 3 | DMA0 Repeat Counter Status Low Byte | page 85 |
| DMA0CTH | 0xFA | 3 | DMA0 Repeat Counter Limit High Byte | page 85 |
| DMAOCTL | 0xF9 | 3 | DMA0 Repeat Counter Limit Low Byte | page 85 |
| DMAODAH | 0xDA | 3 | DMA0 Data Address Beginning High Byte | page 84 |
| DMAODAL | 0xD9 | 3 | DMA0 Data Address Beginning Low Byte | page 84 |
| DMAODSH | 0xDC | 3 | DMA0 Data Address Pointer High Byte | page 84 |
| DMAODSL | 0xDB | 3 | DMA0 Data Address Pointer Low Byte | page 84 |
| DMAOIDT | 0xDE | 3 | DMAO Instruction Write Data | page 82 |
| DMAOIPT | 0xDD | 3 | DMA0 Instruction Write Address | page 82 |
| DMAOISW | 0xFE | 3 | DMA0 Instruction Status | page 83 |
| DPH | 0x83 | All Pages | Data Pointer High | page 148 |
| DPL | 0x82 | All Pages | Data Pointer Low | page 148 |
| EIE1 | 0xE6 | All Pages | Extended Interrupt Enable 1 | page 156 |
| EIE2 | 0xE7 | All Pages | Extended Interrupt Enable 2 | page 157 |
| EIP1 | 0xF6 | All Pages | Extended Interrupt Priority 1 | page 158 |
| EIP2 | 0xF7 | All Pages | Extended Interrupt Priority 2 | page 159 |
| EMIOCF | 0xA3 | - 0 | EMIF Configuration | page 189*1 |
| EMIOCN | 0xA2 | 0 | EMIF Control | page 189*1 |
| EMIOTC | 0xA1 | 0 | EMIF Timing Control | page 194*1 |
| FLACL | 0xB7 | F | Flash Access Limit | page 182 |
| FLSCL | 0xB7 | 0 | Flash Scale | page 184 |
| IE | 0xA8 | All Pages | Interrupt Enable | page 154 |
| IP | 0xB8 | All Pages | Interrupt Priority | page 155 |
| OSCICL | 0x8B | F | Internal Oscillator Calibration | page 172 |
| OSCICN | 0x8A | F | Internal Oscillator Control | page 172 |
| OSCXCN | 0x8C | $F$ | External Oscillator Control | page 174 |
| P0 | 0x80 | All Pages | Port 0 Latch | page 214 |
| POMDOUT | 0xA4 | F | Port 0 Output Mode Configuration | page 214 |
| P1 | 0x90 | All Pages | Port 1 Latch | page 215 |
| P1MDIN | 0xAD | F | Port 1 Input Mode | page 215 |
| P1MDOUT | 0xA5 | F | Port 1 Output Mode Configuration | page 216 |
| P2 | 0xA0 | All Pages | Port 2 Latch | page 216 |

## C8051F060/1/2/3/4/5/6/7

Table 13.3. Special Function Registers (Continued)
SFRs are listed in alphabetical order. All undefined SFR locations are reserved.

| Register | Address | SFR Page | Description | Page No. |
| :---: | :---: | :---: | :---: | :---: |
| P2MDIN | 0xAE | F | Port 2 Input Mode | page 217 |
| P2MDOUT | 0xA6 | F | Port 2 Output Mode Configuration | page 217 |
| P3 | 0xB0 | All Pages | Port 3 Latch | page $218^{* 1}$ |
| P3MDOUT | 0xA7 | F | Port 3 Output Mode Configuration | page 218*1 |
| P4 | $0 \times \mathrm{C} 8$ | F | Port 4 Latch | page 221*1 |
| P4MDOUT | 0x9C | F | Port 4 Output Mode Configuration | page $221^{* 1}$ |
| P5 | $0 \times D 8$ | F | Port 5 Latch | page $222{ }^{* 1}$ |
| P5MDOUT | 0x9D | F | Port 5 Output Mode Configuration | page $222{ }^{* 1}$ |
| P6 | 0xE8 | F | Port 6 Latch | page 223*1 |
| P6MDOUT | 0x9E | F | Port 6 Output Mode Configuration | page 223*1 |
| P7 | 0xF8 | F | Port 7 Latch | page 224*1 |
| P7MDOUT | 0x9F | F | Port 7 Output Mode Configuration | page 224*1 |
| PCA0CN | 0xD8 | 0 | PCA Control | page 312 |
| PCAOCPH0 | 0xFC | 0 | PCA Capture 0 High | page 316 |
| PCA0CPH1 | 0xFE | 0 | PCA Capture 1 High | page 316 |
| PCA0CPH2 | 0xEA | 0 | PCA Capture 2 High | page 316 |
| PCA0CPH3 | 0xEC | 0 | PCA Capture 3 High | page 316 |
| PCA0CPH4 | 0xEE | 0 | PCA Capture 4 High | page 316 |
| PCA0CPH5 | 0xE2 | 0 | PCA Capture 5 High | page 316 |
| PCA0CPL0 | 0xFB | 0 | PCA Capture 0 Low | page 316 |
| PCA0CPL1 | 0xFD | 0 | PCA Capture 1 Low | page 316 |
| PCA0CPL2 | 0xE9 | 0 | PCA Capture 2 Low | page 316 |
| PCA0CPL3 | 0xEB | 0 | PCA Capture 3 Low | page 316 |
| PCA0CPL4 | 0xED | 0 | PCA Capture 4 Low | page 316 |
| PCA0CPL5 | 0xE1 | 0 | PCA Capture 5 Low | page 316 |
| PCAOCPM0 | 0xDA | 0 | PCA Module 0 Mode Register | page 314 |
| PCA0CPM1 | 0xDB | 0 | PCA Module 1 Mode Register | page 314 |
| PCA0CPM2 | 0xDC | 0 | PCA Module 2 Mode Register | page 314 |
| PCA0CPM3 | 0xDD | 0 | PCA Module 3 Mode Register | page 314 |
| PCA0CPM4 | 0xDE | 0 | PCA Module 4 Mode Register | page 314 |
| PCA0CPM5 | 0xDF | 0 | PCA Module 5 Mode Register | page 314 |
| PCAOH | 0xFA | 0 | PCA Counter High | page 315 |
| PCAOL | 0xF9 | 0 | PCA Counter Low | page 315 |
| PCAOMD | 0xD9 | 0 | PCA Mode | page 313 |
| PCON | 0x87 | All Pages | Power Control | page 161 |
| PSCTL | 0x8F | 0 | Program Store R/W Control | page 185 |
| PSW | 0xD0 | All Pages | Program Status Word | page 149 |
| RCAP2H | 0xCB | 0 | Timer/Counter 2 Capture/Reload High | page 301 |
| RCAP2L | 0xCA | 0 | Timer/Counter 2 Capture/Reload Low | page 301 |
| RCAP3H | 0xCB | 1 | Timer/Counter 3 Capture/Reload High | page 301 |
| RCAP3L | 0xCA | 1 | Timer/Counter 3 Capture/Reload Low | page 301 |
| RCAP4H | 0xCB | 2 | Timer/Counter 4 Capture/Reload High | page 301 |
| RCAP4L | 0xCA | 2 | Timer/Counter 4 Capture/Reload Low | page 301 |

## C8051F060/1/2/3/4/5/6/7

Table 13.3. Special Function Registers (Continued)
SFRs are listed in alphabetical order. All undefined SFR locations are reserved.

| Register | Address | SFR Page | Description | Page No. |
| :---: | :---: | :---: | :---: | :---: |
| REF0CN | 0xD1 | 0 | Voltage Reference Control 0 | page 62 |
| REF1CN | 0xD1 | 1 | Voltage Reference Control 1 | page 62 |
| REF2CN | $0 x D 1$ | 2 | Voltage Reference Control 2 | page $112^{* 2}$ <br> page $114^{*}$ <br> page $116{ }^{* 5}$ |
| RSTSRC | 0xEF | 0 | Reset Source | page 168 |
| SADDR0 | 0xA9 | 0 | UART 0 Slave Address | page 276 |
| SADEN0 | 0xB9 | 0 | UART 0 Slave Address Enable | page 276 |
| SBUF0 | 0x99 | 0 | UART 0 Data Buffer | page 276 |
| SBUF1 | $0 \times 99$ | 1 | UART 1 Data Buffer | page 283 |
| SCON0 | 0x98 | 0 | UART 0 Control | page 274 |
| SCON1 | 0x98 | 1 | UART 1 Control | page 282 |
| SFRLAST | 0x86 | All Pages | SFR Page Stack Access Regis | page 140 |
| SFRNEXT | 0x85 | All Pages | SFR Page Register | page 140 |
| SFRPAGE | 0x84 | All Pages | SFR Page Register | page 139 |
| SFRPGCN | 0x96 | F | SFR Page Control Register | page 139 |
| SMB0ADR | 0xC3 | 0 | SMBus Slave Address | page 246 |
| SMB0CN | 0xC0 | 0 | SMBus Control | page 243 |
| SMB0CR | 0xCF | 0 | SMBus Clock Rate | page 244 |
| SMB0DAT | 0xC2 | 0 | SMBus Data | page 245 |
| SMB0STA | 0xC1 | 0 | SMBus Status | page 247 |
| SP | 0x81 | All Pages | Stack Pointer | page 148 |
| SPIOCFG | 0x9A | 0 | SPI Configuration | page 258 |
| SPIOCKR | 0x9D | 0 | SPI Clock Rate Control | page 260 |
| SPIOCN | 0xF8 | 0 | SPI Control | page 259 |
| SPIODAT | 0x9B | 0 | SPI Data | page 261 |
| SSTA0 | $0 \times 91$ | 0 | UART 0 Status | page 275 |
| TCON | 0x88 | 0 | Timer/Counter Control | page 291 |
| TH0 | 0x8C | - 0 | Timer/Counter 0 High | page 294 |
| TH1 | 0x8D | 0 | Timer/Counter 1 High | page 294 |
| TL0 | 0x8A | 0 | Timer/Counter 0 Low | page 294 |
| TL1 | 0x8B | 0 | Timer/Counter 1 Low | page 294 |
| TMOD | $0 \times 89$ | 0 | Timer/Counter Mode | page 292 |
| TMR2CF | 0xC9 | 0 | Timer/Counter 2 Configuration | page 300 |
| TMR2CN | 0xC8 | 0 | Timer/Counter 2 Control | page 299 |
| TMR2H | 0xCD | 0 | Timer/Counter 2 High | page 302 |
| TMR2L | 0xCC | 0 | Timer/Counter 2 Low | page 301 |
| TMR3CF | 0xC9 | 1 | Timer/Counter 3 Configuration | page 300 |
| TMR3CN | 0xC8 | 1 | Timer/Counter 3 Control | page 299 |
| TMR3H | 0xCD | 1 | Timer/Counter 3 High | page 302 |
| TMR3L | 0xCC | 1 | Timer/Counter 3 Low | page 301 |
| TMR4CF | 0xC9 | 2 | Timer/Counter 4 Configuration | page 300 |
| TMR4CN | 0xC8 | 2 | Timer/Counter 4 Control | page 299 |
| TMR4H | 0xCD | 2 | Timer/Counter 4 High | page 302 |

Table 13.3. Special Function Registers (Continued)
SFRs are listed in alphabetical order. All undefined SFR locations are reserved.

| Register | Address | SFR Page | Description | Page No. |
| :--- | :---: | :---: | :--- | :---: |
| TMR4L | OxCC | 2 | Timer/Counter 4 Low | page 301 |
| WDTCN | OXFF | All Pages | Watchdog Timer Control | page 167 |
| XBR0 | OxE1 | F | Port I/O Crossbar Control 0 | page 210 |
| XBR1 | 0xE2 | F | Port I/O Crossbar Control 1 | page 211 |
| XBR2 | 0xE3 | F | Port I/O Crossbar Control 2 | page 212 |
| XBR3 | 0xE4 | F | Port I/O Crossbar Control 3 | page 213 |

${ }^{* 1}$ Refers to a register in the C8051F060/2/4/6 only.
${ }^{* 2}$ Refers to a register in the C8051F060/2 only.
${ }^{* 3}$ Refers to a register in the C8051F061/3 only.
${ }^{* 4}$ Refers to a register in the C8051F060/1/2/3 only.
${ }^{* 5}$ Refers to a register in the C8051F064/5/6/7 only.

## C8051F060/1/2/3/4/5/6/7

### 13.2.7. Register Descriptions

Following are descriptions of SFRs related to the operation of the CIP-51 System Controller. Reserved bits should not be set to logic I. Future product versions may use these bits to implement new features in which case the reset value of the bit will be logic 0 , selecting the feature's default state. Detailed descriptions of the remaining SFRs are included in the sections of the datasheet associated with their corresponding system function.

Figure 13.13. SP: Stack Pointer

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |

Bits7-0: SP: Stack Pointer.
The Stack Pointer holds the location of the top of the stack. The stack pointer is incremented before every PUSH operation. The SP register defaults to $0 \times 07$ after reset.

Figure 13.14. DPL: Data Pointer Low Byte


Figure 13.15. DPH: Data Pointer High Byte

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value 00000000 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
| Bit7 |  | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
|  |  |  |  |  |  | SFR Address: 0x83 SFR Page: All Pages |  |  |
|  |  |  |  |  |  |  |  |  |  |
| Bits7-0: DPH: Data Pointer High. |  |  |  |  |  |  |  |  |
|  | The DPH register is the high byte of the 16-bit DPTR. DPTR is used to access indirectly addressed XRAM and Flash memory. |  |  |  |  |  |  |  |

## C8051F060/1/2/3/4/5/6/7

Figure 13.16. PSW: Program Status Word

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CY | AC | F0 | RS1 | RS0 | OV | F1 | PARITY | 00000000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | Bit <br> Addressab |

Bit7: CY: Carry Flag.
This bit is set when the last arithmetic operation resulted in a carry (addition) or a borrow (subtraction). It is cleared to 0 by all other arithmetic operations.
Bit6: AC: Auxiliary Carry Flag.
This bit is set when the last arithmetic operation resulted in a carry into (addition) or a borrow from (subtraction) the high order nibble. It is cleared to 0 by all other arithmetic operations.
Bit5: F0: User Flag 0.
This is a bit-addressable, general purpose flag for use under software control.
Bits4-3: RS1-RSO: Register Bank Select.
These bits select which register bank is used during register accesses.

| RS1 | RS0 | Register Bank | Address |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $0 \times 00-0 \times 07$ |
| 0 | 1 | 1 | $0 \times 08-0 \times 0 \mathrm{~F}$ |
| 1 | 0 | 2 | $0 \times 10-0 \times 17$ |
| 1 | 1 | 3 | $0 \times 18-0 \times 1 \mathrm{~F}$ |

Bit2: OV: Overflow Flag.
This bit is set to 1 under the following circumstances:

- An ADD, ADDC, or SUBB instruction causes a sign-change overflow.
- A MUL instruction results in an overflow (result is greater than 255).
- A DIV instruction causes a divide-by-zero condition.

The OV bit is cleared to 0 by the ADD, ADDC, SUBB, MUL, and DIV instructions in all other cases.
Bit1: F1: User Flag 1.
This is a bit-addressable, general purpose flag for use under software control.
Bit0: PARITY: Parity Flag.
This bit is set to 1 if the sum of the eight bits in the accumulator is odd and cleared if the sum is even.

## C8051F060/1/2/3/4/5/6/7

Figure 13.17. ACC: Accumulator

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ACC. 7 | ACC. 6 | ACC. 5 | ACC. 4 | ACC. 3 | ACC. 2 | ACC. 1 | ACC. 0 | 00000000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | Bit |
| Bits7-0: | ACC: Accumulator. | lator. <br> the acc | ulator f | ithmetic | eration |  |  |  |

Figure 13.18. B: B Register


## C8051F060/1/2/3/4/5/6/7

### 13.3. Interrupt Handler

The CIP-51 includes an extended interrupt system supporting a total of 22 interrupt sources with two priority levels. The allocation of interrupt sources between on-chip peripherals and external inputs pins varies according to the specific version of the device. Each interrupt source has one or more associated interruptpending flag(s) located in an SFR. When a peripheral or external source meets a valid interrupt condition, the associated interrupt-pending flag is set to logic 1.

If interrupts are enabled for the source, an interrupt request is generated when the interrupt-pending flag is set. As soon as execution of the current instruction is complete, the CPU generates an LCALL to a predetermined address to begin execution of an interrupt service routine (ISR). Each ISR must end with an RETI instruction, which returns program execution to the next instruction that would have been executed if the interrupt request had not occurred. If interrupts are not enabled, the interrupt-pending flag is ignored by the hardware and program execution continues as normal. (The interrupt-pending flag is set to logic 1 regardless of the interrupt's enable/disable state.)

Each interrupt source can be individually enabled or disabled through the use of an associated interrupt enable bit in an SFR (IE-EIE2). However, interrupts must first be globally enabled by setting the EA bit (IE.7) to logic 1 before the individual interrupt enables are recognized. Setting the EA bit to logic 0 disables all interrupt sources regardless of the individual interrupt-enable settings.

Some interrupt-pending flags are automatically cleared by the hardware when the CPU vectors to the ISR. However, most are not cleared by the hardware and must be cleared by software before returning from the ISR. If an interrupt-pending flag remains set after the CPU completes the return-from-interrupt (RETI) instruction, a new interrupt request will be generated immediately and the CPU will re-enter the ISR after the completion of the next instruction.

### 13.3.1. MCU Interrupt Sources and Vectors

The MCUs support 22 interrupt sources. Software can simulate an interrupt event by setting any interruptpending flag to logic 1 . If interrupts are enabled for the flag, an interrupt request will be generated and the CPU will vector to the ISR address associated with the interrupt-pending flag. MCU interrupt sources, associated vector addresses, priority order and control bits are summarized in Table 13.4. Refer to the datasheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).

### 13.3.2. External Interrupts

The external interrupt sources (/INTO and /INT1) are configurable as active-low level-sensitive or activelow edge-sensitive inputs depending on the setting of bits ITO (TCON.0) and IT1 (TCON.2). IEO (TCON.1) and IE1 (TCON.3) serve as the interrupt-pending flag for the /INTO and /INT1 external interrupts, respectively. If an IINT0 or /INT1 external interrupt is configured as edge-sensitive, the corresponding interruptpending flag is automatically cleared by the hardware when the CPU vectors to the ISR. When configured as level sensitive, the interrupt-pending flag follows the state of the external interrupt's input pin. The external interrupt source must hold the input active until the interrupt request is recognized. It must then deactivate the interrupt request before execution of the ISR completes or another interrupt request will be generated.

## C8051F060/1/2/3/4/5/6/7

Table 13.4. Interrupt Summary

| Interrupt Source | Interrupt Vector | Priority Order | Pending Flag |  |  | Enable <br> Flag | Priority Control |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reset | 0x0000 | Top | None | N/A | N/A | Always Enabled | Always |
| External Interrupt 0 (/INTO) | 0x0003 | 0 | IEO (TCON.1) | Y | Y | EXO (IE.0) | PXO (1P.0) |
| Timer 0 Overflow | 0x000B | 1 | TF0 (TCON.5) | Y | Y | ET0 (IE.1) | PT0 (IP.1) |
| External Interrupt 1 (/INT1) | 0x0013 | 2 | IE1 (TCON.3) | Y | Y | EX1 (IE.2) | PX1 (IP.2) |
| Timer 1 Overflow | 0x001B | 3 | TF1 (TCON.7) | Y | Y | ET1 (IE.3) | PT1 (IP.3) |
| UART0 | 0x0023 | 4 | $\begin{aligned} & \text { RIO (SCONO.0) } \\ & \text { TIO (SCONO.1) } \end{aligned}$ | Y |  | ESO (IE.4) | PS0 (IP.4) |
| Timer 2 | 0x002B | 5 | TF2 (TMR2CN.7) |  |  | ET2 (IE.5) | PT2 (IP.5) |
| Serial Peripheral Interface | 0x0033 | 6 | SPIF (SPIOCN.7) <br> WCOL (SPIOCN.6) <br> MODF (SPIOCN.5) <br> RXOVRN (SPIOCN.4) |  |  | $\begin{array}{\|l\|} \hline \text { ESPIO } \\ \text { (EIE1.0) } \end{array}$ | $\begin{array}{\|l\|l} \text { PSPIO } \\ \text { (EIP1.0) } \end{array}$ |
| SMBus Interface | 0x003B | 7 | SI (SMBOCN. 3 ) | Y |  | $\begin{aligned} & \hline \text { ESMB0 } \\ & \text { (EIE1.1) } \end{aligned}$ | $\begin{aligned} & \hline \text { PSMB0 } \\ & \text { (EIP1.1) } \end{aligned}$ |
| ADC0 Window Comparator | 0x0043 | 8 | ADOWINT (ADCOCN.1) | Y |  | $\begin{aligned} & \text { EWADC0 } \\ & \text { (EIE1.2) } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { PWADC0 } \\ & \text { (EIP1.2) } \\ & \hline \end{aligned}$ |
| Programmable Counter Array | 0x004B | 9 | $\begin{aligned} & \text { CF (PCAOCN.7) } \\ & \text { CCFn (PCAOCN.n) } \end{aligned}$ | Y |  | $\begin{aligned} & \text { EPCAO } \\ & \text { (EIE1.3) } \end{aligned}$ | $\begin{aligned} & \hline \text { PPCAO } \\ & \text { (EIP1.3) } \end{aligned}$ |
| Comparator 0 | 0x0053 | $10$ | CPOFIF/CPORIF <br> (CPTOCN.4/.5) | Y |  | CPOIE (EIE1.4) | $\begin{aligned} & \text { PCP0 } \\ & \text { (EIP1.4) } \end{aligned}$ |
| Comparator 1 | 0x005B | 11 | CP1FIF/CP1RIF (CPT1CN.4/.5) | Y |  | $\begin{aligned} & \text { CP1IE } \\ & \text { (EIE1.5) } \end{aligned}$ | $\begin{aligned} & \text { PCP1 } \\ & \text { (EIP1.5) } \end{aligned}$ |
| Comparator 2 | $0 \times 0063$ | 12 | $\begin{aligned} & \text { CP2FIF/CP2RIF } \\ & \text { (CPT2CN.4/5) } \\ & \hline \end{aligned}$ | Y |  | $\begin{aligned} & \hline \text { CP2IE } \\ & \text { (EIE1.6) } \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { PCP2 } \\ \text { (EIP1.6) } \\ \hline \end{array}$ |
| ADCO End of Conversion | $0 \times 006 \mathrm{~B}$ | 13 | ADCOINT (ADCOCN.5) | Y |  | $\begin{aligned} & \text { EADC0 } \\ & \text { (EIE1.7) } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { PADC0 } \\ & \text { (EIP1.7) } \\ & \hline \end{aligned}$ |
| Timer 3 | $0 \times 0073$ | 14 | TF3 (TMR3CN.7) | Y |  | $\begin{aligned} & \hline \text { ET3 } \\ & \text { (EIE2.0) } \end{aligned}$ | $\begin{aligned} & \hline \text { PT3 } \\ & \text { (EIP2.0) } \end{aligned}$ |
| DC1 End of Conversion | 0x007B | 15 | ADC1INT (ADC1CN.5) | Y |  | $\begin{aligned} & \text { EADC1 } \\ & \text { (EIE2.1) } \end{aligned}$ | $\begin{aligned} & \text { PADC1 } \\ & \text { (EIP2.1) } \end{aligned}$ |
| Timer 4 | 0x0083 | 16 | TF4 (TMR4CN.7) | Y |  | $\begin{aligned} & \text { ET4 } \\ & \text { (EIE2.2) } \end{aligned}$ | $\begin{aligned} & \text { PT4 } \\ & \text { (EIP2.2) } \end{aligned}$ |
| ADC2 Window Comparator | 0x008B | 17 | AD2WINT (ADC2CN.1) | Y |  | $\begin{aligned} & \text { EWADC2 } \\ & \text { (EIE2.3) } \end{aligned}$ | $\begin{aligned} & \text { PWADC2 } \\ & \text { (EIP2.3) } \end{aligned}$ |
| ADC2 End of Conversion | 0x0093 | 18 | AD2INT (ADC2CN.5) | Y |  | $\begin{aligned} & \hline \text { EADC2 } \\ & \text { (EIE2.4) } \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { PADC2 } \\ \text { (EIP2.4) } \\ \hline \end{array}$ |
| CAN Interrupt | 0x009B | 19 | CANOCN. 7 | Y | Y | $\begin{aligned} & \text { ECANO } \\ & \text { (EIE2.5) } \end{aligned}$ | $\begin{aligned} & \text { PCANO } \\ & \text { (EIP2.5) } \end{aligned}$ |
| UART1 | 0x00A3 | 20 | $\begin{aligned} & \text { RI1 (SCON1.0) } \\ & \text { TI1 (SCON1.1) } \end{aligned}$ | Y |  | $\begin{aligned} & \text { ES1 } \\ & \text { (EIP2.6) } \end{aligned}$ | $\begin{aligned} & \text { PS1 } \\ & \text { (EIP2.6) } \end{aligned}$ |
| DMAO Interrupt | 0x00AB | 21 | DMAOINT (DMA0CN.6) | Y |  | $\begin{aligned} & \text { EDMAO } \\ & \text { (EIE2.7) } \end{aligned}$ | PDMAO <br> (EIP2.7) |

## C8051F060/1/2/3/4/5/6/7

### 13.3.3. Interrupt Priorities

Each interrupt source can be individually programmed to one of two priority levels: low or high. A low priority interrupt service routine can be preempted by a high priority interrupt. A high priority interrupt cannot be preempted. Each interrupt has an associated interrupt priority bit in an SFR (IP-EIP2) used to configure its priority level. Low priority is the default. If two interrupts are recognized simultaneously, the interrupt with the higher priority is serviced first. If both interrupts have the same priority level, a fixed priority order is used to arbitrate, given in Table 13.4.

### 13.3.4. Interrupt Latency

Interrupt response time depends on the state of the CPU when the interrupt occurs. Pending interrupts are sampled and priority decoded each system clock cycle. Therefore, the fastest possible response time is 5 system clock cycles: 1 clock cycle to detect the interrupt and 4 clock cycles to complete the LCALL to the ISR. If an interrupt is pending when a RETI is executed, a single instruction is executed before an LCALL is made to service the pending interrupt. Therefore, the maximum response time for an interrupt (when no other interrupt is currently being serviced or the new interrupt is of greater priority) occurs when the CPU is performing an RETI instruction followed by a DIV as the next instruction. In this case, the response time is 18 system clock cycles: 1 clock cycle to detect the interrupt, 5 clock cycles to execute the RETI, 8 clock cycles to complete the DIV instruction and 4 clock cycles to execute the LCALL to the ISR. If the CPU is executing an ISR for an interrupt with equal or higher priority, the new interrupt will not be serviced until the current ISR completes, including the RETI and following instruction.

## C8051F060/1/2/3/4/5/6/7

### 13.3.5. Interrupt Register Descriptions

The SFRs used to enable the interrupt sources and set their priority level are described below. Refer to the datasheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).

Figure 13.19. IE: Interrupt Enable


## C8051F060/1/2/3/4/5/6/7

Figure 13.20. IP: Interrupt Priority

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | PT2 | PS0 | PT1 | PX1 | PT0 | PX0 | 11000000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | Bit |
| Bits7-6: Bit5: | UNUSED. Read $=11 \mathrm{~b}$, Write $=$ don't care. |  |  |  |  |  |  |  |
|  | PT2: Timer 2 Interrupt Priority Control. |  |  |  |  |  |  |  |
|  | This bit sets the priority of the Timer 2 interrupt. |  |  |  |  |  |  |  |
|  | 0 : Timer 2 interrupt set to low priority level. |  |  |  |  |  |  |  |
|  | 1: Timer 2 | upt s | igh prior | level. |  |  |  |  |
| Bit4: | PSO: UART0 Interrupt Priority Control. |  |  |  |  |  |  |  |
|  | This bit sets the priority of the UART0 interrupt. |  |  |  |  |  |  |  |
|  | 0 : UART0 interrupt set to low priority level. |  |  |  |  |  |  |  |
|  | 1: UART0 interrupt set to high priority level. |  |  |  |  |  |  |  |
| Bit3: | PT1: Timer 1 Interrupt Priority Control. |  |  |  |  |  |  |  |
|  | This bit sets the priority of the Timer 1 interrupt. 0 : Timer 1 interrupt set to low priority level |  |  |  |  |  |  |  |
|  | 1: Timer 1 interrupt set to high priority level. |  |  |  |  |  |  |  |
| Bit2: | PX1: External Interrupt 1 Priority Control |  |  |  |  |  |  |  |
|  | This bit sets the priority of the External Interrupt 1 interrupt. |  |  |  |  |  |  |  |
|  | 0: External Interrupt 1 set to low priority level. |  |  |  |  |  |  |  |
|  | 1: External Interrupt 1 set to high priority level. |  |  |  |  |  |  |  |
| Bit1: | PTO: Timer 0 Interrupt Priority Control. |  |  |  |  |  |  |  |
|  | This bit sets the priority of the Timer 0 interrupt. |  |  |  |  |  |  |  |
|  | 0 : Timer 0 interrupt set to low priority level. |  |  |  |  |  |  |  |
|  | 1: Timer 0 interrupt set to high priority level. |  |  |  |  |  |  |  |
| Bit0: | PXO: External Interrupt 0 Priority Control. |  |  |  |  |  |  |  |
|  | This bit sets the priority of the External Interrupt 0 interrupt. |  |  |  |  |  |  |  |
|  | 0: External Interrupt 0 set to low priority level. |  |  |  |  |  |  |  |
|  | 1: External Interrupt 0 set to high priority level. |  |  |  |  |  |  |  |

## C8051F060/1/2/3/4/5/6/7

Figure 13.21. EIE1: Extended Interrupt Enable 1


Figure 13.22. EIE2: Extended Interrupt Enable 2


## C8051F060/1/2/3/4/5/6/7

Figure 13.23. EIP1: Extended Interrupt Priority 1


Figure 13.24. EIP2: Extended Interrupt Priority 2

| R/W | R/W | R/w | R/W | R/W | R/W | R/W | R/w | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PDMAO | PS1 | PCANO | PADC2 | PWADC2 | PT4 | PADC1 | PT3 | 00000000 |
| Bit7 | Bit6 Bit5 |  | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
| Bit7: | PDMAO: DMAO Interrupt Priority Control. <br> This bit sets the priority of the DMAO interrupt. <br> 0 : DMAO interrupt set to low priority. <br> 1: DMAO interrupt set to high priority. |  |  |  |  |  |  |  |
| Bit6: | PS1: UAR <br> This bit se <br> 0: UART1 <br> 1: UART1 | nterrupt e priority rrupt se rrupt se | ority Co the UA low prio high prio | 1 interrupt. |  |  |  |  |
| Bit5: | PCANO: <br> This bit <br> 0: CAN <br> 1: CAN In | Interrup e priority pt set to pt set to | iority Co the CA <br> priority <br> priority | ol. nterrupt. vel. evel. |  |  |  |  |
| Bit4: | PADC2: AD <br> This bit s <br> 0: ADC2 <br> 1: ADC2 | End O e priority of Conv of Conv | nversio the AD <br> n interr n interr | nterrupt Pri <br> End of Co <br> set to low <br> set to high | $\mathrm{tyCo}$ <br> rsion <br> ority. <br> riority | rrupt. |  |  |
| Bit3: | PWADC2 <br> 0: ADC2 <br> 1: ADC2 | C2 Win ow inter ow inter | Compa <br> set to <br> set to | or Interrupt priority. priority. | iority |  |  |  |
| Bit2: | PT4: Tim <br> This bit <br> 0 : Timer <br> 1: Timer | nterrupt e priority rrupt se rrupt se | ority Co the Tim low prio high pri | 4 interrupt <br> $y$. |  |  |  |  |
| Bit1: | PADC1: AD <br> This bit s <br> 0 : ADC1 <br> 1: ADC1 | End of <br> e priority <br> of Conv <br> of Conv | version the AD interr n interru | errupt Priority <br> End of Co <br> set to low <br> set to high | Cont rsion ority riority | rrupt. |  |  |
| Bit0: | PT3: Time <br> This bit se <br> 0 : Timer <br> 1: Timer | nterrupt e priority rrupt se rrupt se | ority Co the Tim low prio high prio | ol. <br> 3 interrupts level. <br> y level. |  |  |  |  |

## C8051F060/1/2/3/4/5/6/7

### 13.4. Power Management Modes

The CIP-51 core has two software programmable power management modes: Idle and Stop. Idle mode halts the CPU while leaving the external peripherals and internal clocks active. In Stop mode, the CPU is halted, all interrupts and timers (except the Missing Clock Detector) are inactive, and the internal oscillator is stopped. Since clocks are running in Idle mode, power consumption is dependent upon the system clock frequency and the number of peripherals left in active mode before entering Idle. Stop mode consumes the least power. Figure 13.25 describes the Power Control Register (PCON) used to control the CIP-51's power management modes.

Although the CIP-51 has Idle and Stop modes built in (as with any standard 8051 architecture), power management of the entire MCU is better accomplished by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and put into low power mode. Digital peripherals, such as timers or serial buses, draw little power whenever they are not in use. Turning off the oscillator saves even more power, but requires a reset to restart the MCU.

### 13.4.1. Idle Mode

Setting the Idle Mode Select bit (PCON.0) causes the CIP-51 to halt the CPU and enter Idle mode as soon as the instruction that sets the bit completes. All internal registers and memory maintain their original data. All analog and digital peripherals can remain active during Idle mode.

Idle mode is terminated when an enabled interrupt or /RST is asserted. The assertion of an enabled interrupt will cause the Idle Mode Selection bit (PCON.O) to be cleared and the CPU to resume operation. The pending interrupt will be serviced and the next instruction to be executed after the return from interrupt (RETI) will be the instruction immediately following the one that set the Idle Mode Select bit. If Idle mode is terminated by an internal or external reset, the CIP-51 performs a normal reset sequence and begins program execution at address $0 \times 0000$.

If enabled, the WDT will eventually cause an internal watchdog reset and thereby terminate the Idle mode. This feature protects the system from an unintended permanent shutdown in the event of an inadvertent write to the PCON register. If this behavior is not desired, the WDT may be disabled by software prior to entering the Idle mode if the WDT was initially configured to allow this operation. This provides the opportunity for additional power savings, allowing the system to remain in the Idle mode indefinitely, waiting for an external stimulus to wake up the system. Refer to Section 14.7 for more information on the use and configuration of the WDT.

Note: Any instruction which sets the IDLE bit should be immediately followed by an instruction which has two or more opcode bytes.For example:

```
// in 'C':
PCON /= 0x01; // Set IDLE bit
PCON = PCON; // ... Followed by a 3-cycle Dummy Instruction
; in assembly:
ORL PCON, #O1h ; Set IDLE bit
MOV PCON, PCON ; ... Followed by a 3-cycle Dummy Instruction
```

If the instruction following the write to the IDLE bit is a single-byte instruction and an interrupt occurs during the execution of the instruction of the instruction which sets the IDLE bit, the CPU may not wake from IDLE mode when a future interrupt occurs.

## C8051F060/1/2/3/4/5/6/7

### 13.4.2. Stop Mode

Setting the Stop Mode Select bit (PCON.1) causes the CIP-51 to enter Stop mode as soon as the instruction that sets the bit completes. In Stop mode, the CPU and internal oscillators are stopped, effectively shutting down all digital peripherals. Each analog peripheral must be shut down individually prior to entering Stop Mode. Stop mode can only be terminated by an internal or external reset. On reset, the CIP-51 performs the normal reset sequence and begins program execution at address $0 \times 0000$.

If enabled, the Missing Clock Detector will cause an internal reset and thereby terminate the Stop mode. The Missing Clock Detector should be disabled if the CPU is to be put to sleep for longer than the MCD timeout of $100 \mu \mathrm{~s}$.

Figure 13.25. PCON: Power Control

| R/W | R/W | R/W | R/W | R/W | R/W | R/ | R/W | Reset Value 00000000 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - |  | - |  |  | STOP | IDLE |  |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | $\begin{gathered} \hline \text { Bit0 } \\ \text { R Addre } \\ \text { SFR Pa } \end{gathered}$ | $0 \times 87$ <br> All Pages |
| Bits7-2: Bit1: | Reserved. <br> STOP: ST <br> Writing a <br> 1: CIP-51 | ode his b into | $\begin{aligned} & \text { lace } \\ & \text { r-don } \end{aligned}$ | $\begin{aligned} & P-51 \\ & \text { de. }(T \end{aligned}$ |  | This bit oscillator) | alwa | read '0'. |
| Bit0: | IDLE: IDLE <br> Writing a <br> 1: CIP-51 <br> and all per <br> See Note |  | lace <br> mod <br> active <br> .1. I | -51 <br> ts of <br> de" on | LE <br> to <br> 16 | This bit ut clock to | alway mers | ad '0'. rrupts, |

C8051F060/1/2/3/4/5/6/7

## 14. Reset Sources

Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:

- CIP-51 halts program execution
- Special Function Registers (SFRs) are initialized to their defined reset values
- External port pins are forced to a known configuration
- Interrupts and timers are disabled.

All SFRs are reset to the predefined values noted in the SFR detailed descriptions. The contents of internal data memory are unaffected during a reset; any previously stored data is preserved, However, since the stack pointer SFR is reset, the stack is effectively lost even though the data on the stack are not altered.

The I/O port latches are reset to 0xFF (all logic 1's), activating internal weak pull-ups which take the external I/O pins to a high state. The external I/O pins do not go high immediately, but will go high within four system clock cycles after entering the reset state. This allows power to be conserved while the part is held in reset. For VDD Monitor resets, the /RST pin is driven low until the end of the VDD reset timeout.

On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to the internal oscillator running at its lowest frequency. Refer to Section "15. Oscillators" on page 171 for information on selecting and configuring the system clock source. The Watchdog Timer is enabled using its longest timeout interval (see Section "14.7. Watchdog Timer Reset" on page 165). Once the system clock source is stable, program execution begins at location $0 \times 0000$.

There are seven sources for putting the MCU into the reset state: power-on, power-fail, external /RST pin, external CNVSTR2 signal, software command, Comparator0, Missing Clock Detector, and Watchdog Timer. Each reset source is described in the following sections.

Figure 14.1. Reset Sources


## C8051F060/1/2/3/4/5/6/7

### 14.1. Power-on Reset

The C8051F060/1/2/3/4/5/6/7 family incorporates a power supply monitor that holds the MCU in the reset state until VDD rises above the $\mathrm{V}_{\mathrm{RST}}$ level during power-up. See Figure 14.2 for timing diagram, and refer to Table 14.1 for the Electrical Characteristics of the power supply monitor circuit. The /RST pin is asserted low until the end of the 100 ms VDD Monitor timeout in order to allow the VDD supply to stabilize. The VDD Monitor reset is enabled and disabled using the external VDD monitor enable pin (MONEN).

On exit from a power-on reset, the PORSF flag (RSTSRC.1) is set by hardware to logic 1. All of the other reset flags in the RSTSRC Register are indeterminate. PORSF is cleared by all other resets. Since all resets cause program execution to begin at the same location ( $0 \times 0000$ ) software can read the PORSF flag to determine if a power-up was the cause of reset. The contents of internal data memory should be assumed to be undefined after a power-on reset.

Figure 14.2. Reset Timing


### 14.2. Power-fail Reset

When a power-down transition or power irregularity causes VDD to drop below $\mathrm{V}_{\mathrm{RST}}$, the power supply monitor will drive the /RST pin low and return the CIP-51 to the reset state. When VDD returns to a level above VRST, the CIP-51 will leave the reset state in the same manner as that for the power-on reset (see Figure 14.2). Note that even though internal data memory contents are not altered by the power-fail reset, it is impossible to determine if VDD dropped below the level required for data retention. If the PORSF flag is set to logic 1 , the data may no longer be valid.

### 14.3. External Reset

The external /RST pin provides a means for external circuitry to force the MCU into a reset state. Asserting the /RST pin low will cause the MCU to enter the reset state. It may be desirable to provide an external pull-up and/or decoupling of the /RST pin to avoid erroneous noise-induced resets. The MCU will remain in

## C8051F060/1/2/3/4/5/6/7

reset until at least 12 clock cycles after the active-low /RST signal is removed. The PINRSF flag (RSTSRC.0) is set on exit from an external reset.

### 14.4. Missing Clock Detector Reset

The Missing Clock Detector is essentially a one-shot circuit that is triggered by the MCU system clock. If the system clock goes away for more than $100 \mu \mathrm{~s}$, the one-shot will time out and generate a reset. After a Missing Clock Detector reset, the MCDRSF flag (RSTSRC.2) will be set, signifying the MSD as the reset source; otherwise, this bit reads ' 0 '. The state of the /RST pin is unaffected by this reset. Setting the MCDRSF bit, RSTSRC. 2 (see Section "15. Oscillators" on page 171) enables the Missing Clock Detector.

### 14.5. Comparator0 Reset

Comparator0 can be configured as a reset input by writing a ' 1 ' to the CORSEF flag (RSTSRC.5). Comparator0 should be enabled using CPT0CN. 7 (see Section "12. Comparators" on page 117) prior to writing to CORSEF to prevent any turn-on chatter on the output from generating an unwanted reset. The Comparator0 reset is active-low: if the non-inverting input voltage (CPO+ pin) is less than the inverting input voltage (CPO- pin), the MCU is put into the reset state. After a Comparator0 Reset, the CORSEF flag (RSTSRC.5) will read ' 1 ' signifying Comparator0 as the reset source; otherwise, this bit reads ' 0 '. The state of the /RST pin is unaffected by this reset.

### 14.6. External CNVSTR2 Pin Reset

The external CNVSTR2 signal can be configured as a reset input by writing a ' 1 ' to the CNVRSEF flag (RSTSRC.6). The CNVSTR2 signal can appear on any of the P0, P1, P2 or P3 I/O pins as described in Section "18.1. Ports 0 through 3 and the Priority Crossbar Decoder" on page 205. Note that the Crossbar must be configured for the CNVSTR2 signal to be routed to the appropriate Port I/O. The Crossbar should be configured and enabled before the CNVRSEF is set. CNVSTR2 cannot be used to start ADC2 conversions when it is configured as a reset source. When configured as a reset, CNVSTR2 is active-low and level sensitive. After a CNVSTR2 reset, the CNVRSEF flag (RSTSRC.6) will read '1' signifying CNVSTR2 as the reset source; otherwise, this bit reads ' 0 '. The state of the /RST pin is unaffected by this reset.

### 14.7. Watchdog Timer Reset

The MCU includes a programmable Watchdog Timer (WDT) running off the system clock. A WDT overflow will force the MCU into the reset state. To prevent the reset, the WDT must be restarted by application software before overflow. If the system experiences a software or hardware malfunction preventing the software from restarting the WDT, the WDT will overflow and cause a reset. This should prevent the system from running out of control.

Following a reset the WDT is automatically enabled and running with the default maximum time interval. If desired the WDT can be disabled by system software or locked on to prevent accidental disabling. Once locked, the WDT cannot be disabled until the next system reset. The state of the /RST pin is unaffected by this reset.

The WDT consists of a 21 -bit timer running from the programmed system clock. The timer measures the period between specific writes to its control register. If this period exceeds the programmed limit, a WDT reset is generated. The WDT can be enabled and disabled as needed in software, or can be permanently enabled if desired. Watchdog features are controlled via the Watchdog Timer Control Register (WDTCN) shown in Figure 14.3.

## C8051F060/1/2/3/4/5/6/7

### 14.7.1. Enable/Reset WDT

The watchdog timer is both enabled and reset by writing 0xA5 to the WDTCN register. The user's application software should include periodic writes of 0xA5 to WDTCN as needed to prevent a watchdog timer overflow. The WDT is enabled and reset as a result of any system reset.

### 14.7.2. Disable WDT

Writing 0xDE followed by OxAD to the WDTCN register disables the WDT. The following code segment illustrates disabling the WDT:

```
CLR EA ; disable all interrupts
MOV WDTCN,#ODEh ; disable software watchdog timer
MOV WDTCN, #OADh
SETB EA ; re-enable interrupts
```

The writes of $0 \times D E$ and $0 \times A D$ must occur within 4 clock cycles of each other, or the disable operation is ignored. Interrupts should be disabled during this procedure to avoid delay between the two writes.

### 14.7.3. Disable WDT Lockout

Writing OxFF to WDTCN locks out the disable feature. Once locked out, the disable operation is ignored until the next system reset. Writing 0xFF does not enable or reset the watchdog timer. Applications always intending to use the watchdog should write OXFF to WDTCN in the initialization code.

### 14.7.4. Setting WDT Interval

WDTCN.[2:0] control the watchdog timeout interval. The interval is given by the following equation:
$4^{3+\text { WDTCN[2-0] }} \times T_{\text {sysclk }}$; where $T_{\text {sysclk }}$ is the system clock period.

## C8051F060/1/2/3/4/5/6/7

For a 3 MHz system clock, this provides an interval range of 0.021 ms to 349.5 ms . WDTCN. 7 must be logic 0 when setting this interval. Reading WDTCN returns the programmed interval. WDTCN.[2:0] reads 111b after a system reset.

Figure 14.3. WDTCN: Watchdog Timer Control Register


## C8051F060/1/2/3/4/5/6/7

Figure 14.4. RSTSRC: Reset Source Register


## C8051F060/1/2/3/4/5/6/7

Table 14.1. Reset Electrical Characteristics
-40 to $+85^{\circ} \mathrm{C}$ unless otherwise specified.

| Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| /RST Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=8.5 \mathrm{~mA}, \mathrm{VDD}=2.7 \mathrm{~V}$ to 3.6 V |  |  | 0.6 | V |
| /RST Input High Voltage |  | $\begin{aligned} & \hline 0.7 x \\ & \text { VDD } \end{aligned}$ |  |  | V |
| /RST Input Low Voltage |  |  |  | $\begin{aligned} & \hline 0.3 x \\ & \text { VDD } \end{aligned}$ |  |
| /RST Input Leakage Current | /RST $=0.0 \mathrm{~V}$ |  | 50 |  | $\mu \mathrm{A}$ |
| VDD for /RST Output Valid |  | 1.0 |  |  | V |
| AV+ for /RST Output Valid |  | 1.0 |  |  | V |
| VDD POR Threshold ( $\mathrm{V}_{\mathrm{RST}}$ ) |  | 2.40 | 2.55 | 2.70 | V |
| Minimum /RST Low Time to Generate a System Reset |  | 10 |  |  | ns |
| Reset Time Delay | /RST rising edge after VDD crosses $\mathrm{V}_{\mathrm{RST}}$ threshold | $80$ | 100 | 120 | ms |
| Missing Clock Detector Timeout | Time from last system clock to reset initiation | 100 | 220 | 500 | $\mu \mathrm{s}$ |

C8051F060/1/2/3/4/5/6/7

## C8051F060/1/2/3/4/5/6/7

## 15. Oscillators

C8051F060/1/2/3/4/5/6/7 devices include a programmable internal oscillator and an external oscillator drive circuit. The internal oscillator can be enabled, disabled and calibrated using the OSCICN and OSCICL registers, as shown in Figure 15.1. The system clock can be sourced by the external oscillator circuit, the internal oscillator, or a scaled version of the internal oscillator. The internal oscillator's electrical specifications are given in Table 15.1.

Figure 15.1. Oscillator Diagram


### 15.1. Programmable Internal Oscillator

All C8051F060/1/2/3/4/5/6/7 devices include a programmable internal oscillator that defaults as the system clock after a system reset. The internal oscillator period can be adjusted via the OSCICL register as defined by Figure 15.2.

OSCICL is factory calibrated to obtain a 24.5 MHz base frequency ( $f_{\text {BASE }}$ ).
Electrical specifications for the precision internal oscillator are given in Table 15.1. The programmed internal oscillator frequency must not exceed 25 MHz . Note that the system clock may be derived from the programmed internal oscillator divided by $1,2,4$, or 8 , as defined by the IFCN bits in register OSCICN.

## C8051F060/1/2/3/4/5/6/7

Figure 15.2. OSCICL: Internal Oscillator Calibration Register


Figure 15.3. OSCICN: Internal Oscillator Control Register


Table 15.1. Internal Oscillator Electrical Characteristics
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unles otherwise specified.

| Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Calibrated Internal Oscillator <br> Frequency |  | 24 | 24.5 | 25 | MHz |
| Internal Oscillator Supply <br> Current (3.0V Supply) | OSCICN.7 =1 |  | 550 |  | $\mu \mathrm{~A}$ |

### 15.2. External Oscillator Drive Circuit

The external oscillator circuit may drive an external crystal, ceramic resonator, capacitor, or RC network. A CMOS clock may also provide a clock input. For a crystal or ceramic resonator configuration, the crystal/ resonator must be wired across the XTAL1 and XTAL2 pins as shown in Option 1 of Figure 15.1. In RC, capacitor, or CMOS clock configuration, the clock source should be wired to the XTAL2 and/or XTAL1 pin(s) as shown in Option 2, 3, or 4 of Figure 15.1. The type of external oscillator must be selected in the OSCXCN register, and the frequency control bits (XFCN) must be selected appropriately (see Figure 15.5).

### 15.3. System Clock Selection

The CLKSL bit in register CLKSEL selects which oscillator generates the system clock. CLKSL must be set to ' 1 ' for the system clock to run from the external oscillator; however the external oscillator may still clock peripherals (timers, PCA) when the internal oscillator is selected as the system clock. The system clock may be switched on-the-fly between the internal and external oscillator, so long as the selected oscillator is enabled and settled. The internal oscillator requires little start-up time, and may be enabled and selected as the system clock in the same write to OSCICN. External crystals and ceramic resonators typically require a start-up time before they are settled and ready for use as the system clock. The Crystal Valid Flag (XTLVLD in register OSCXCN) is set to ' 1 ' by hardware when the external oscillator is settled. To avoid reading a false XTLVLD, in crystal mode software should delay at least 1 ms between enabling the external oscillator and checking XTLVLD. RC and C modes typically require no startup time.

Figure 15.4. CLKSEL: Oscillator Clock Selection Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value 00000000 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - |  | - | - | - | - | - | CLKSL |  |
| Bit7 |  | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
|  |  |  |  |  |  | SFR Address: $0 \times 97$SFR Page: F |  |  |
| CLKSL: System Clock Source Select Bit. |  |  |  |  |  |  |  |  |
| 0: SYSCLK derived from the Internal Oscillator, and scaled as per the IFCN bits in OSCICN. |  |  |  |  |  |  |  |  |

## C8051F060/1/2/3/4/5/6/7

Figure 15.5. OSCXCN: External Oscillator Control Register

| R | R/W | R/W | R/W | R | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| XTLVLD | XOSCMD2 | XOSCMD1 | XOSCMD0 | - | XFCN2 | XFCN1 | XFCNO | 00000000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |

Bit7: XTLVLD: Crystal Oscillator Valid Flag.
(Valid only when XOSCMD = 11x.).
0 : Crystal Oscillator is unused or not yet stable.
1: Crystal Oscillator is running and stable.
Bits6-4: XOSCMD2-0: External Oscillator Mode Bits.
00x: External Oscillator circuit off.
010: External CMOS Clock Mode (External CMOS Clock input on XTAL1 pin).
011: External CMOS Clock Mode with divide by 2 stage (External CMOS Clock input on XTAL1 pin).
10x: RC/C Oscillator Mode with divide by 2 stage.
110: Crystal Oscillator Mode.
111: Crystal Oscillator Mode with divide by 2 stage.
Bit3: Unused. Read $=0$, Write $=$ don't care.
Bits2-0: XFCN2-0: External Oscillator Frequency Control Bits.
000-111: see table below:

| XFCN | Crystal (XOSCMD = 11x) | RC (XOSCMD = 10x) | C (XOSCMD = 10x) |
| :---: | :---: | :---: | :---: |
| 000 | $\mathrm{f} \leq 32 \mathrm{kHz}$ | $\mathrm{f} \leq 25 \mathrm{kHz}$ | K Factor $=0.87$ |
| 001 | $32 \mathrm{kHz}<\mathrm{f} \leq 84 \mathrm{kHz}$ | $25 \mathrm{kHz}<\mathrm{f} \leq 50 \mathrm{kHz}$ | K Factor $=2.6$ |
| 010 | $84 \mathrm{kHz}<\mathrm{f} \leq 225 \mathrm{kHz}$ | $50 \mathrm{kHz}<\mathrm{f} \leq 100 \mathrm{kHz}$ | K Factor $=7.7$ |
| 011 | $225 \mathrm{kHz}<\mathrm{f} \leq 590 \mathrm{kHz}$ | $100 \mathrm{kHz}<\mathrm{f} \leq 200 \mathrm{kHz}$ | K Factor $=22$ |
| 100 | $590 \mathrm{kHz}<\mathrm{f} \leq 1.5 \mathrm{MHz}$ | $200 \mathrm{kHz}<\mathrm{f} \leq 400 \mathrm{kHz}$ | K Factor $=65$ |
| 101 | $1.5 \mathrm{MHz}<\mathrm{f} \leq 4 \mathrm{MHz}$ | $400 \mathrm{kHz}<\mathrm{f} \leq 800 \mathrm{kHz}$ | K Factor $=180$ |
| 110 | $4 \mathrm{MHz}<\mathrm{f} \leq 10 \mathrm{MHz}$ | $800 \mathrm{kHz}<\mathrm{f} \leq 1.6 \mathrm{MHz}$ | K Factor $=664$ |
| 111 | $10 \mathrm{MHz}<\mathrm{f} \leq 30 \mathrm{MHz}$ | $1.6 \mathrm{MHz}<\mathrm{f} \leq 3.2 \mathrm{MHz}$ | K Factor $=1590$ |

CRYSTAL MODE (Circuit from Figure 15.1, Option 1; XOSCMD = 11x).
Choose XFCN value to match crystal frequency.
RC MODE (Circuit from Figure 15.1, Option 2; XOSCMD = 10x).
Choose XFCN value to match frequency range:
$f=1.23\left(10^{3}\right) /\left(R^{*} C\right)$, where
$\mathrm{f}=$ frequency of oscillation in MHz
$\mathrm{C}=$ capacitor value in pF
$\mathrm{R}=$ Pull-up resistor value in $\mathrm{k} \Omega$
C MODE (Circuit from Figure 15.1, Option 3; XOSCMD = 10x).
Choose K Factor (KF) for the oscillation frequency desired:
$\mathrm{f}=\mathrm{KF} /$ (C * VDD), where
$\mathrm{f}=$ frequency of oscillation in MHz
$\mathrm{C}=$ capacitor value on XTAL1, XTAL2 pins in pF
VDD = Power Supply on MCU in volts

## C8051F060/1/2/3/4/5/6/7

### 15.4. External Crystal Example

If a crystal or ceramic resonator is used as an external oscillator source for the MCU, the circuit should be configured as shown in Figure 15.1, Option 1. The External Oscillator Frequency Control value (XFCN) should be chosen from the Crystal column of the table in Figure 15.5 (OSCXCN register). For example, an 11.0592 MHz crystal requires an XFCN setting of 111b.

When the crystal oscillator is enabled, the oscillator amplitude detection circuit requires a settle time to achieve proper bias. Introducing a blanking interval of at least 1 ms between enabling the oscillator and checking the XTLVLD bit will prevent a premature switch to the external oscillator as the system clock. Switching to the external oscillator before the crystal oscillator has stabilized can result in unpredictable behavior. The recommended procedure is:

Step 1. Enable the external oscillator.
Step 2. Wait at least1 ms.
Step 3. Poll for XTLVLD => ' 1 '.
Step 4. Switch the system clock to the external oscillator.
Important Note on External Crystals: Crystal oscillator circuits are quite sensitive to PCB layout and external noise. The crystal should be placed as close as possible to the XTAL pins on the device. The traces should be as short as possible and shielded with ground plane from any other traces which could introduce noise or interference. Crystal loading capacitors should be referenced to AGND.

### 15.5. External RC Example

If an RC network is used as an external oscillator source for the MCU, the circuit should be configured as shown in Figure 15.1, Option 2. The capacitor should be no greater than 100 pF ; however for very small capacitors, the total capacitance may be dominated by parasitic capacitance in the PCB layout. To determine the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register, first select the RC network value to produce the desired frequency of oscillation. If the frequency desired is 100 kHz , let $\mathrm{R}=246 \mathrm{k} \Omega$ and $\mathrm{C}=50 \mathrm{pF}$ :
$f=1.23\left(10^{3}\right) / R C=1.23\left(10^{3}\right) /[246 * 50]=0.1 \mathrm{MHz}=100 \mathrm{kHz}$
Referring to the table in Figure 15.5, the required XFCN setting is 010.

### 15.6. External Capacitor Example

If a capacitor is used as an external oscillator for the MCU, the circuit should be configured as shown in Figure 15.1, Option 3. The capacitor should be no greater than 100 pF ; however for very small capacitors, the total capacitance may be dominated by parasitic capacitance in the PCB layout. To determine the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register, select the capacitor to be used and find the frequency of oscillation from the equations below. Assume VDD $=3.0 \mathrm{~V}$ and C $=50 \mathrm{pF}$ :
$\mathrm{f}=\mathrm{KF} /(\mathrm{C} * \mathrm{VDD})=\mathrm{KF} /(50$ * 3$)$
$f=K F / 150$
If a frequency of roughly 50 kHz is desired, select the K Factor from the table in Figure 15.5 as $\mathrm{KF}=7.7$ :
$\mathrm{f}=7.7 / 150=0.051 \mathrm{MHz}$, or 51 kHz
Therefore, the XFCN value to use in this example is 010 .

C8051F060/1/2/3/4/5/6/7

## C8051F060/1/2/3/4/5/6/7

## 16. Flash Memory

The C8051F060/1/2/3/4/5/6/7 devices include on-chip, reprogrammable Flash memory for program code and non-volatile data storage. The C8051F060/1/2/3/4/5 include $64 \mathrm{k}+128$ bytes of Flash, and the C8051F066/7 include $32 \mathrm{k}+128$ bytes of Flash. The Flash memory can be programmed in-system, a single byte at a time, through the JTAG interface or by software using the MOVX write instructions. Once cleared to logic 0, a Flash bit must be erased to set it back to logic 1. The bytes would typically be erased (set to 0xFF) before being reprogrammed. Flash write and erase operations are automatically timed by hardware for proper execution; data polling to determine the end of the write/erase operation is not required. The CPU is stalled during write/erase operations while the device peripherals remain active. Interrupts that occur during Flash write/erase operations are held, and are then serviced in their priority order once the Flash operation has completed. Refer to Table 16.1 for the electrical characteristics of the Flash memory.

### 16.1. Programming The Flash Memory

The simplest means of programming the Flash memory is through the JTAG interface using programming tools provided by Silicon Labs or a third party vendor. This is the only means for programming a non-initialized device. For details on the JTAG commands to program Flash memory, see Section "26. JTAG (IEEE 1149.1)" on page 317.

The Flash memory can be programmed from software using the MOVX write instruction with the address and data byte to be programmed provided as normal operands. Before writing to Flash memory using MOVX, Flash write operations must be enabled by setting the PSWE Program Store Write Enable bit (PSCTL.0) to logic 1. This directs the MOVX writes to Flash memory instead of to XRAM, which is the default target. The PSWE bit remains set until cleared by software. To avoid errant Flash writes, it is recommended that interrupts be disabled while the PSWE bit is logic 1.

Flash memory is read using the MOVC instruction. MOVX reads are always directed to XRAM, regardless of the state of PSWE.

NOTE: To ensure the integrity of Flash memory contents, it is strongly recommended that the onchip VDD monitor be enabled by connecting the VDD monitor enable pin (MONEN) to VDD and setting the PORSF bit in the RSTSRC register to ' 1 ' in any system that writes and/or erases Flash memory from software. See "Reset Sources" on page 163 for more information.

A write to Flash memory can clear bits but cannot set them; only an erase operation can set bits in Flash. A byte location to be programmed must be erased before a new value can be written. The Flash memory is organized in 512-byte pages. The erase operation applies to an entire page (setting all bytes in the page to $0 \times F F$ ). The following steps illustrate the algorithm for programming Flash from user software.

Step 1. Disable interrupts.
Step 2. Set FLWE (FLSCL.0) to enable Flash writes/erases via user software.
Step 3. Set PSEE (PSCTL.1) to enable Flash erases.
Step 4. Set PSWE (PSCTL.0) to redirect MOVX commands to write to Flash.
Step 5. Use the MOVX command to write a data byte to any location within the 512-byte page to be erased.
Step 6. Clear PSEE to disable Flash erases
Step 7. Use the MOVX command to write a data byte to the desired byte location within the erased 512-byte page. Repeat this step until all desired bytes are written (within the target page).

## C8051F060/1/2/3/4/5/6/7

Step 8. Clear the PSWE bit to redirect MOVX write commands to the XRAM data space.
Step 9. Re-enable interrupts.
Write/Erase timing is automatically controlled by hardware. Note that code execution in the 8051 is stalled while the Flash is being programmed or erased.

Table 16.1. Flash Electrical Characteristics

| Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Flash Size * | C8051F060/1/2/3/4/5 | $65664 \dagger$ |  |  | Bytes |
| Flash Size * | C8051F066/7 | 32896 |  |  | Bytes |
| Endurance |  | 20 k | 100 k |  | Erase/Write |
| Erase Cycle Time |  | 10 | 12 | 14 | ms |
| Write Cycle Time |  | 40 | 50 | 60 | $\mu \mathrm{~s}$ |

* Includes 128-byte Scratch Pad Area
$\dagger 1024$ Bytes at location 0xFC00 to 0xFFFF are reserved.


### 16.2. Non-volatile Data Storage

The Flash memory can be used for non-volatile data storage as well as program code. This allows data such as calibration coefficients to be calculated and stored at run time. Data is written using the MOVX write instruction (as described in the previous section) and read using the MOVC instruction.

An additional 128-byte sector of Flash memory is included for non-volatile data storage. Its smaller sector size makes it particularly well suited as general purpose, non-volatile scratchpad memory. Even though Flash memory can be written a single byte at a time, an entire sector must be erased first. In order to change a single byte of a multi-byte data set, the data must be moved to temporary storage. The 128 -byte sector size facilitates updating data without wasting program memory or RAM space. The 128 -byte sector is double-mapped over the normal Flash memory area; its address ranges from 0x00 to 0x7F (see Figure 16.1 and Figure 16.2). To access this 128-byte sector, the SFLE bit in PSCTL must be set to logic 1. Code execution from this 128 -byte scratchpad sector is not supported.

## C8051F060/1/2/3/4/5/6/7

### 16.3. Security Options

The CIP-51 provides security options to protect the Flash memory from inadvertent modification by software as well as prevent the viewing of proprietary program code and constants. The Program Store Write Enable (PSCTL.0) and the Program Store Erase Enable (PSCTL.1) bits protect the Flash memory from accidental modification by software. These bits must be explicitly set to logic 1 before software can write or erase the Flash memory. Additional security features prevent proprietary program code and data constants from being read or altered across the JTAG interface or by software running on the system controller.

A set of security lock bytes protect the Flash program memory from being read or altered across the JTAG interface. Each bit in a security lock-byte protects one 8 k -byte block of memory. Clearing a bit to logic 0 in a Read Lock Byte prevents the corresponding block of Flash memory from being read across the JTAG interface. Clearing a bit in the Write/Erase Lock Byte protects the block from JTAG erasures and/or writes. The Scratchpad area is read or write/erase locked when all bits in the corresponding security byte are cleared to logic 0 .

On the C8051F060/1/2/3/4/5, the security lock bytes are located at OxFBFE (Write/Erase Lock) and 0xFBFF (Read Lock), as shown in Figure 16.1. On the C8051F066/7, the security lock bytes are located at 0x7FFE (Write/Erase Lock) and 0x7FFF (Read Lock), as shown in Figure 16,2. The 512-byte sector containing the lock bytes can be written to, but not erased, by software. An attempted read of a read-locked byte returns undefined data. Debugging code in a read-locked sector is not possible through the JTAG interface. The lock bits can always be read from and written to logic 0 regardless of the security setting applied to the block containing the security bytes. This allows additional blocks to be protected after the block containing the security bytes has been locked.

Important Note: To ensure protection from external access, the block containing the lock bytes must be Write/Erase locked. On the 64 k byte devices (C8051F060/1/2/3/4/5), the page containing the security bytes is 0xFA00-0xFBFF, and is locked by clearing bit 7 of the Write/Erase Lock Byte. On the 32 k byte devices (C8051F066/7), the page containing the security bytes is $0 \times 7 \mathrm{E} 00-0 \times 7 \mathrm{FFF}$, and is locked by clearing bit 3 of the Write/Erase Lock Byte. If the page containing the security bytes is not Write/Erase locked, it is still possible to erase this page of Flash memory through the JTAG port and reset the security bytes.

When the page containing the security bytes has been Write/Erase locked, a JTAG full device erase must be performed to unlock any areas of Flash protected by the security bytes. A JTAG full device erase is initiated by performing a normal JTAG erase operation on either of the security byte locations. This operation must be initiated through the JTAG port, and cannot be performed from firmware running on the device.

## C8051F060/1/2/3/4/5/6/7

Figure 16.1. C8051F060/1/2/3/4/5 Flash Program Memory Map and Security Bytes

Readand Write/EraseSecurity Bits (Bit 7 is MSB)

| Bit | Memory Block |
| :---: | :---: |
| 7 | $0 \times E 000-0 \times F$ BFD |
| 6 | $0 \times C 000-0 \times$ DFFF |
| 5 | $0 \times A 000-0 \times B F F F$ |
| 4 | $0 \times 8000-0 \times 9 F F F$ |
| 3 | $0 \times 6000-0 \times 7 F F F$ |
| 2 | $0 \times 4000-0 \times 5 F F F$ |
| 1 | $0 \times 2000-0 \times 3 F F F$ |
| 0 | $0 \times 0000-0 \times 1$ FFF |

SFLE $=0$


Program/Data MemorySpace

## Flash Read Lock Byte

Bits7-0: Each bit locks a corresponding block of memory. (Bit7 is MSB).
0: Read operations are locked (disabled) for corresponding block across the JTAG interface.
1: Read operations are unlocked (enabled) for corresponding block across the JTAG interface.
Flash Write/Erase Lock Byte
Bits7-0: Each bit locks a corresponding block of memory.
0: Write/Erase operations are locked (disabled) for corresponding block across the JTAG interface.
1: Write/Erase operations are unlocked (enabled) for corresponding block across the JTAG interface.
NOTE: When the block containing the security bytes is locked, the security bytes may be written but not erased.
Flash Access Limit
The Flash Access Limit is defined by the setting of the FLACL register, as described in Figure 16.3. Firmware running at or above this address is prohibited from using the MOVX and MOVC instructions to read, write, or erase Flash locations below this address.

Figure 16.2. C8051F066/7 Flash Program Memory Map and Security Bytes

Readand Write/Erase Security Bits (Bit 7 is MSB)

| Bit | Memory Block |
| :---: | :---: |
| 7 | N/A |
| 6 | N/A |
| 5 | N/A |
| 4 | N/A |
| 3 | $0 \times 6000-0 \times 7 F F D$ |
| 2 | $0 \times 4000-0 \times 5 F F F$ |
| 1 | $0 \times 2000-0 \times 3 F F F$ |
| 0 | $0 \times 0000-0 \times 1 F F F$ |

## Flash Read Lock Byte

Bits7-0: Each bit locks a corresponding block of memory.
0: Read operations are locked (disabled) for corresponding block across the JTAG interface.
1: Read operations are unlocked (enabled) for corresponding block across the JTAG interface.
Flash Write/Erase Lock Byte
Bits7-0: Each bit locks a corresponding block of memory.
0: Write/Erase operations are locked (disabled) for corresponding block across the JTAG interface.
1: Write/Erase operations are unlocked (enabled) for corresponding block across the JTAG interface.
NOTE: When the block containing the security bytes is locked, the security bytes may be written but not erased.
Flash Access Limit Register (FLACL)
The Flash Access Limit is defined by the setting of the FLACL register, as described in Figure 16.3. Firmware running at or above this address is prohibited from using the MOVX and MOVC instructions to read, write, or erase Flash locations below this address.

The Flash Access Limit security feature (see Figure 16.3) protects proprietary program code and data from being read by software running on the C8051F060/1/2/3/4/5/6/7. This feature provides support for OEMs that wish to program the MCU with proprietary value-added firmware before distribution. The value-added firmware can be protected while allowing additional code to be programmed in remaining program memory space later.

The Flash Access Limit (FAL) is a 16-bit address that establishes two logical partitions in the program memory space. The first is an upper partition consisting of all the program memory locations at or above the FAL address, and the second is a lower partition consisting of all the program memory locations start-

## C8051F060/1/2/3/4/5/6/7

ing at $0 \times 0000$ up to (but excluding) the FAL address. Software in the upper partition can execute code in the lower partition, but is prohibited from reading locations in the lower partition using the MOVC instruction. (Executing a MOVC instruction from the upper partition with a source address in the lower partition will always return a data value of $0 x 00$.) Software running in the lower partition can access locations in both the upper and lower partition without restriction.

The Value-added firmware should be placed in the lower partition. On reset, control is passed to the valueadded firmware via the reset vector. Once the value-added firmware completes its initial execution, it branches to a predetermined location in the upper partition. If entry points are published, software running in the upper partition may execute program code in the lower partition, but it cannot read the contents of the lower partition. Parameters may be passed to the program code running in the lower partition either through the typical method of placing them on the stack or in registers before the call or by placing them in prescribed memory locations in the upper partition.

The FAL address is specified using the contents of the Flash Access Limit Register. The 16-bit FAL address is calculated as $0 x N N 00$, where NN is the contents of the FAL Security Register. Thus, the FAL can be located on 256-byte boundaries anywhere in program memory space. However, the 512-byte erase sector size essentially requires that a 512 boundary be used. The contents of a non-initialized FAL security byte is $0 \times 00$, thereby setting the FAL address to $0 \times 0000$ and allowing read access to all locations in program memory space by default.

Figure 16.3. FLACL: Flash Access Limit


## C8051F060/1/2/3/4/5/6/7

### 16.3.1. Summary of Flash Security Options

There are three Flash access methods supported on the C8051F060/1/2/3/4/5/6/7; 1) Accessing Flash through the JTAG debug interface, 2) Accessing Flash from firmware residing below the Flash Access Limit, and 3) Accessing Flash from firmware residing at or above the Flash Access Limit.

## Accessing Flash through the JTAG debug interface:

1. The Read and Write/Erase Lock bytes (security bytes) provide security for Flash access through the JTAG interface.
2. Any unlocked page may be read from, written to, or erased.
3. Locked pages cannot be read from, written to, or erased.
4. Reading the security bytes is always permitted.
5. Locking additional pages by writing to the security bytes is always permitted.
6. If the page containing the security bytes is unlocked, it can be directly erased. Doing so will reset the security bytes and unlock all pages of Flash.
7. If the page containing the security bytes is locked, it cannot be directly erased. To unlock the page containing the security bytes, a full JTAG device erase is required. A full JTAG device erase will erase all Flash pages, including the page containing the security bytes and the security bytes themselves.
8. The Reserved Area cannot be read from, written to, or erased at any time.

## Accessing Flash from firmware residing below the Flash Access Limit:

1. The Read and Write/Erase Lock bytes (security bytes) do not restrict Flash access from user firmware.
2. Any page of Flash except the page containing the security bytes may be read from, written to, or erased.
3. The page containing the security bytes cannot be erased. Unlocking pages of Flash can only be performed via the JTAG interface.
4. The page containing the security bytes may be read from or written to. Pages of Flash can be locked from JTAG access by writing to the security bytes.
5. The Reserved Area cannot be read from, written to, or erased at any time.

## Accessing Flash from firmware residing at or above the Flash Access Limit:

1. The Read and Write/Erase Lock bytes (security bytes) do not restrict Flash access from user firmware.
2. Any page of Flash at or above the Flash Access Limit except the page containing the security bytes may be read from, written to, or erased.
3. Any page of Flash below the Flash Access Limit cannot be read from, written to, or erased.
4. Code branches to locations below the Flash Access Limit are permitted.
5. The page containing the security bytes cannot be erased. Unlocking pages of Flash can only be performed via the JTAG interface.
6. The page containing the security bytes may be read from or written to. Pages of Flash can be locked from JTAG access by writing to the security bytes.
7. The Reserved Area cannot be read from, written to, or erased at any time.

## C8051F060/1/2/3/4/5/6/7

Figure 16.4. FLSCL: Flash Memory Control


## C8051F060/1/2/3/4/5/6/7

Figure 16.5. PSCTL: Program Store Read/Write Control


C8051F060/1/2/3/4/5/6/7

## C8051F060/1/2/3/4/5/6/7

## 17. External Data Memory Interface and On-Chip XRAM

The C8051F060/1/2/3/4/5/6/7 MCUs include 4 k bytes of on-chip RAM mapped into the external data memory space (XRAM). In addition, the C8051F060/2/4/6 include an External Data Memory Interface which can be used to access off-chip memories and memory-mapped devices connected to the GPIO ports. The external memory space may be accessed using the external move instruction (MOVX) and the data pointer (DPTR), or using the MOVX indirect addressing mode using R0 or R1. If the MOVX instruction is used with an 8-bit address operand (such as @R1), then the high byte of the 16-bit address is provided by the External Memory Interface Control Register (EMIOCN, shown in Figure 17.1). Note: the MOVX instruction can also be used for writing to the Flash memory. See Section "16. Flash Memory" on page 177 for details. The MOVX instruction accesses XRAM by default.

### 17.1. Accessing XRAM

The XRAM memory space (both internal and external) is accessed using the MOVX instruction. The MOVX instruction has two forms, both of which use an indirect addressing method. The first method uses the Data Pointer, DPTR, a 16-bit register which contains the effective address of the XRAM location to be read or written. The second method uses R0 or R1 in combination with the EMIOCN register to generate the effective XRAM address. Examples of both of these methods are given below.

### 17.1.1. 16-Bit MOVX Example

The 16-bit form of the MOVX instruction accesses the memory location pointed to by the contents of the DPTR register. The following series of instructions reads the value of the byte at address $0 \times 1234$ into the accumulator $A$ :

```
MOV DPTR, #1234h ; load DPTR with 16-bit address to read (0x1234)
MOVX A, @DPTR ; load contents of 0x1234 into accumulator A
```

The above example uses the 16 -bit immediate MOV instruction to set the contents of DPTR. Alternately, the DPTR can be accessed through the SFR registers DPH, which contains the upper 8-bits of DPTR, and DPL, which contains the lower 8-bits of DPTR.

### 17.1.2. 8-Bit MOVX Example

The 8-bit form of the MOVX instruction uses the contents of the EMIOCN SFR to determine the upper 8-bits of the effective address to be accessed and the contents of R0 or R1 to determine the lower 8-bits of the effective address to be accessed. The following series of instructions read the contents of the byte at address $0 \times 1234$ into the accumulator $A$.

| MOV EMIOCN, \#12h | ; load high byte of address into EMIOCN |
| :--- | :--- | :--- |
| MOV RO, \#34h | ; load low byte of address into RO (or R1) |
| MOVX a, @RO | ; load contents of $0 x 1234$ into accumulator A |

## C8051F060/1/2/3/4/5/6/7

### 17.2. Configuring the External Memory Interface

Configuring the External Memory Interface consists of four steps:

1. Enable the EMIF on the High Ports (P7, P6, P5, and P4).
2. Configure the Output Modes of the port pins as either push-pull or open-drain (push-pull is most common).
3. Configure Port latches to "park" the EMIF pins in a dormant state (usually by setting them to logic ' 1 ').
4. Select Multiplexed mode or Non-multiplexed mode.
5. Select the memory mode (on-chip only, split mode without bank select, split mode with bank select, or off-chip only).
6. Set up timing to interface with off-chip memory or peripherals.

Each of these four steps is explained in detail in the following sections. The Port enable bit, Multiplexed mode selection, and Mode bits are located in the EMIOCF register shown in Figure 17.2.

### 17.3. Port Selection and Configuration

When enabled, the External Memory Interface appears on Ports 7, 6, 5, and 4 in non-multiplexed mode, or Ports 7, 6, and 4 in multiplexed mode.

The External Memory Interface claims the associated Port pins for memory operations ONLY during the execution of an off-chip MOVX instruction. Once the MOVX instruction has completed, control of the Port pins reverts to the Port latches. See Section "18. Port Input/Output" on page 203 for more information about the Port operation and configuration. The Port latches should be explicitly configured to 'park' the External Memory Interface pins in a dormant state when not in use, most commonly by setting them to a logic 1.

During the execution of the MOVX instruction, the External Memory Interface will explicitly disable the drivers on all Port pins that are acting as Inputs (Data[7:0] during a READ operation, for example). The Output mode of the Port pins (whether the pin is configured as Open-Drain or Push-Pull) is unaffected by the External Memory Interface operation, and remains controlled by the PnMDOUT registers. See Section "18. Port Input/Output" on page 203 for more information about Port output mode configuration.

## C8051F060/1/2/3/4/5/6/7

Figure 17.1. EMIOCN: External Memory Interface Control


Figure 17.2. EMIOCF: External Memory Configuration


## C8051F060/1/2/3/4/5/6/7

### 17.4. Multiplexed and Non-multiplexed Selection

The External Memory Interface is capable of acting in a Multiplexed mode or a Non-multiplexed mode, depending on the state of the EMD2 (EMIOCF.4) bit.

### 17.4.1. Multiplexed Configuration

In Multiplexed mode, the Data Bus and the lower 8-bits of the Address Bus share the same Port pins: $\mathrm{AD}[7: 0]$. In this mode, an external latch ( 74 HC 373 or equivalent logic gate) is used to hold the lower 8 -bits of the RAM address. The external latch is controlled by the ALE (Address Latch Enable) signal, which is driven by the External Memory Interface logic. An example of a Multiplexed Configuration is shown in Figure 17.3.

In Multiplexed mode, the external MOVX operation can be broken into two phases delineated by the state of the ALE signal. During the first phase, ALE is high and the lower 8 -bits of the Address Bus are presented to $\operatorname{AD}[7: 0]$. During this phase, the address latch is configured such that the ' $Q$ ' outputs reflect the states of the 'D' inputs. When ALE falls, signaling the beginning of the second phase, the address latch outputs remain fixed and are no longer dependent on the latch inputs. Later in the second phase, the Data Bus controls the state of the AD[7:0] port at the time /RD or /WR is asserted.

See Section "17.6.2. Multiplexed Mode" on page 199 for more information.
Figure 17.3. Multiplexed Configuration Example


## C8051F060/1/2/3/4/5/6/7

### 17.4.2. Non-multiplexed Configuration

In Non-multiplexed mode, the Data Bus and the Address Bus pins are not shared. An example of a Nonmultiplexed Configuration is shown in Figure 17.4. See Section "17.6.1. Non-multiplexed Mode" on page 196 for more information about Non-multiplexed operation.

Figure 17.4. Non-multiplexed Configuration Example


## C8051F060/1/2/3/4/5/6/7

### 17.5. Memory Mode Selection

The external data memory space can be configured in one of four modes, shown in Figure 17.5, based on the EMIF Mode bits in the EMIOCF register (Figure 17.2). These modes are summarized below. More information about the different modes can be found in Section "17.6. Timing" on page 194.

### 17.5.1. Internal XRAM Only

When EMIOCF.[3:2] are set to '00', all MOVX instructions will target the internal XRAM space on the device. Memory accesses to addresses beyond the populated space will wrap on 4 k byte boundaries. As an example, the addresses $0 \times 1000$ and $0 \times 2000$ both evaluate to address $0 \times 0000$ in on-chip XRAM space.

- 8-bit MOVX operations use the contents of EMIOCN to determine the high-byte of the effective address and R0 or R1 to determine the low-byte of the effective address.
- 16-bit MOVX operations use the contents of the 16-bit DPTR to determine the effective address.


### 17.5.2. Split Mode without Bank Select

When EMIOCF.[3:2] are set to '01', the XRAM memory map is split into two areas, on-chip space and offchip space.

- Effective addresses below the 4 kB boundary will access on-chip XRAM space.
- Effective addresses beyond the 4 kB boundary will access off-chip space.
- 8-bit MOVX operations use the contents of EMIOCN to determine whether the memory access is onchip or off-chip. However, in the "No Bank Select" mode, an 8 -bit MOVX operation will not drive the upper 8 -bits $\mathrm{A}[15: 8]$ of the Address Bus during an off-chip access. This allows the user to manipulate the upper address bits at will by setting the Port state directly. This behavior is in contrast with "Split Mode with Bank Select" described below. The lower 8-bits of the Address Bus A[7:0] are driven, determined by R0 or R1.
- 16-bit MOVX operations use the contents of DPTR to determine whether the memory access is onchip or off-chip, and unlike 8-bit MOVX operations, the full 16-bits of the Address Bus A[15:0] are driven during the off-chip transaction.

Figure 17.5. EMIF Operating Modes


## C8051F060/1/2/3/4/5/6/7

### 17.5.3. Split Mode with Bank Select

When EMIOCF.[3:2] are set to ' 10 ', the XRAM memory map is split into two areas, on-chip space and offchip space.

- Effective addresses below the 4 kB boundary will access on-chip XRAM space.
- Effective addresses beyond the 4 kB boundary will access off-chip space.
- 8-bit MOVX operations use the contents of EMIOCN to determine whether the memory access is onchip or off-chip. The upper 8-bits of the Address Bus A[15:8] are determined by EMIOCN, and the lower 8 -bits of the Address Bus A[7:0] are determined by R0 or R1. All 16-bits of the Address Bus A[15:0] are driven in "Bank Select" mode.
- 16-bit MOVX operations use the contents of DPTR to determine whether the memory access is onchip or off-chip, and the full 16 -bits of the Address Bus A[15:0] are driven during the off-chip transaction.


### 17.5.4. External Only

When EMIOCF[3:2] are set to '11', all MOVX operations are directed to off-chip space. On-chip XRAM is not visible to the CPU. This mode is useful for accessing off-chip memory located between $0 \times 0000$ and the 4 kB boundary.

- 8-bit MOVX operations ignore the contents of EMIOCN. The upper Address bits $\mathrm{A}[15: 8]$ are not driven (identical behavior to an off-chip access in "Split Mode without Bank Select" described above). This allows the user to manipulate the upper address bits at will by setting the Port state directly. The lower 8 -bits of the effective address $\mathrm{A}[7: 0]$ are determined by the contents of R0 or R1.
- 16-bit MOVX operations use the contents of DPTR to determine the effective address A[15:0]. The full 16 -bits of the Address Bus $\mathrm{A}[15: 0]$ are driven during the off-chip transaction.


## C8051F060/1/2/3/4/5/6/7

### 17.6. Timing

The timing parameters of the External Memory Interface can be configured to enable connection to devices having different setup and hold time requirements. The Address Setup time, Address Hold time, / RD and /WR strobe widths, and in multiplexed mode, the width of the ALE pulse are all programmable in units of SYSCLK periods through EMIOTC, shown in Figure 17.6, and EMIOCF[1:0].

The timing for an off-chip MOVX instruction can be calculated by adding 4 SYSCLK cycles to the timing parameters defined by the EMIOTC register. Assuming non-multiplexed operation, the minimum execution time for an off-chip XRAM operation is 5 SYSCLK cycles ( 1 SYSCLK for /RD or /WR pulse +4 SYSCLKs). For multiplexed operations, the Address Latch Enable signal will require a minimum of 2 additional SYSCLK cycles. Therefore, the minimum execution time for an off-chip XRAM operation in multiplexed mode is 7 SYSCLK cycles ( 2 for /ALE +1 for /RD or /WR + 4). The programmable setup and hold times default to the maximum delay settings after a reset.

Figure 17.6. EMIOTC: External Memory Timing Control


## C8051F060/1/2/3/4/5/6/7

Table 17.1 lists the AC parameters for the External Memory Interface, and Figure 17.7 through Figure 17.12 show the timing diagrams for the different External Memory Interface modes and MOVX operations.

## C8051F060/1/2/3/4/5/6/7

### 17.6.1. Non-multiplexed Mode

17.6.1.1.16-bit MOVX: EMIOCF[4:2] = '101', '110', or '111'.

Figure 17.7. Non-multiplexed 16-bit MOVX Timing


Nonmuxed 16-bit READ


## C8051F060/1/2/3/4/5/6/7

17.6.1.2.8-bit MOVX without Bank Select: EMIOCF[4:2] = ' 101 ' or ' 111 '.

Figure 17.8. Non-multiplexed 8-bit MOVX without Bank Select Timing


## C8051F060/1/2/3/4/5/6/7

17.6.1.3.8-bit MOVX with Bank Select: EMIOCF[4:2] = ‘110’.

Figure 17.9. Non-multiplexed 8-bit MOVX with Bank Select Timing


## C8051F060/1/2/3/4/5/6/7

### 17.6.2. Multiplexed Mode

17.6.2.1.16-bit MOVX: EMIOCF[4:2] = ‘001’, ‘010’, or ‘011’.

Figure 17.10. Multiplexed 16-bit MOVX Timing


## C8051F060/1/2/3/4/5/6/7

17.6.2.2.8-bit MOVX without Bank Select: EMIOCF[4:2] = ‘001’ or '011'.

Figure 17.11. Multiplexed 8-bit MOVX without Bank Select Timing


## C8051F060/1/2/3/4/5/6/7

17.6.2.3.8-bit MOVX with Bank Select: EMIOCF[4:2] = ‘010’.

Figure 17.12. Multiplexed 8-bit MOVX with Bank Select Timing


## C8051F060/1/2/3/4/5/6/7

Table 17.1. AC Parameters for External Memory Interface

| Parameter | Description | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\text {SYSCLK }}$ | System Clock Period | 40 |  | ns |
| $\mathrm{T}_{\text {ACS }}$ | Address / Control Setup Time | 0 | $3^{*} \mathrm{~T}_{\text {SYSCLK }}$ | ns |
| $\mathrm{T}_{\text {ACW }}$ | Address / Control Pulse Width | $1^{*}{ }^{\text {SYSSCLK }}$ | $16^{*}{ }^{\text {T SYSCLK }}$ | , |
| $\mathrm{T}_{\text {ACH }}$ | Address / Control Hold Time | 0 | $3{ }^{*}$ T SYSCLK $^{\text {a }}$ | ns |
| $\mathrm{T}_{\text {ALEH }}$ | Address Latch Enable High Time | $1^{*} \mathrm{~T}_{\text {SYSCLK }}$ | 4*TSYSCLK | ns |
| $\mathrm{T}_{\text {ALEL }}$ | Address Latch Enable Low Time | 1*T ${ }_{\text {SYSCLK }}$ | 4*TSYSCLK | ns |
| $\mathrm{T}_{\text {wDS }}$ | Write Data Setup Time | $1{ }^{*} \mathrm{~T}_{\text {SYSCL }}$ | ${ }^{19 *}{ }^{\text {T SYSCLK }}$ | ns |
| $\mathrm{T}_{\text {WDH }}$ | Write Data Hold Time | 0 | ${ }^{*}{ }^{\text {T SYSCLK }}$ | ns |
| $\mathrm{T}_{\mathrm{RDS}}$ | Read Data Setup Time | 20 |  | ns |
| $\mathrm{T}_{\text {RDH }}$ | Read Data Hold Time |  |  | ns |

# C8051F060/1/2/3/4/5/6/7 

## 18. Port Input/Output

The C8051F06x family of devices are fully integrated mixed-signal System on a Chip MCUs with 59 digital I/O pins (C8051F060/2/4/6) or 24 digital I/O pins (C8051F061/3/5/7), organized as 8-bit Ports. All ports are both bit- and byte-addressable through their corresponding Port Data registers. All Port pins support configurable Open-Drain or Push-Pull output modes and weak pull-ups. Additionally, Port 0 pins are 5 V-tolerant. A block diagram of the Port I/O cell is shown in Figure 18.1. Complete Electrical Specifications for the Port I/O pins are given in Table 18.1.

Figure 18.1. Port I/O Cell Block Diagram


Table 18.1. Port I/O DC Electrical Characteristics
VDD $=2.7$ to $3.6 \mathrm{~V},-40$ to $+85^{\circ} \mathrm{C}$ unless otherwise specified.

| Parameter | Conditions | Min | Typ | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: |
| Output High Voltage <br> $\left(\mathrm{V}_{\mathrm{OH}}\right)$ | $\mathrm{IOH}=-3 \mathrm{~mA}$, Port I/O Push-Pull <br> $\mathrm{I}_{\mathrm{OH}}=-10 \mu \mathrm{~A}$, Port I/O Push-Pull | VDD -0.7 <br> VDD -0.1 |  |  | V |
| Output Low Voltage <br> $\left(\mathrm{V}_{\mathrm{OL}}\right)$ | IOL <br> $\mathrm{I}_{\mathrm{OL}}=8.5 \mathrm{~mA}$ <br> Input High Voltage (VIH) |  |  | 0.6 | V |
| Input Low Voltage (VIL) |  | $0.7 \times \mathrm{VDD}$ |  |  |  |
| Input Leakage Current | DGND < Port Pin < VDD, Pin Tri-state <br> Weak Pull-up Off <br> Weak Pull-up On |  |  | $0.3 \times \mathrm{VDD}$ |  |
| Input Capacitance |  |  | 10 | $\mu \mathrm{~A}$ |  |

## C8051F060/1/2/3/4/5/6/7

The C8051F06x family of devices have a wide array of digital resources which are available through the four lower I/O Ports: P0, P1, P2, and (on the C8051F060/2/4/6) P3. Each of the pins on P0, P1, P2, and P3, can be defined as a General-Purpose I/O (GPIO) pin or can be controlled by a digital peripheral or function (like UART0 or /INT1 for example), as shown in Figure 18.2. The system designer controls which digital functions are assigned pins, limited only by the number of pins available. This resource assignment flexibility is achieved through the use of a Priority Crossbar Decoder. Note that the state of a Port I/O pin can always be read from its associated Data register regardless of whether that pin has been assigned to a digital peripheral or behaves as GPIO. The Port pins on Port 2 can be used as analog inputs to the analog Voltage comparators. On the C8051F060/1/2/3, the pins of Port 1 can be used as analog inputs for ADC2.

The upper Ports (available on C8051F060/2/4/6) can be byte-accessed as GPIO pins, or used as part of an External Memory Interface which is active during a MOVX instruction whose target address resides in off-chip memory. See Section "17. External Data Memory Interface and On-Chip XRAM" on page 187 for more information about the External Memory Interface.

Figure 18.2. Port I/O Functional Block Diagram


## C8051F060/1/2/3/4/5/6/7

### 18.1. Ports $\mathbf{0}$ through $\mathbf{3}$ and the Priority Crossbar Decoder

The Priority Crossbar Decoder, or "Crossbar", allocates and assigns Port pins on Port 0 through Port 3 to the digital peripherals (UARTs, SMBus, PCA, Timers, etc.) on the device using a priority order. The Port pins are allocated in order starting with P0.0 and continue through P3.7 (on the C8051F060/2/4/6) or P2.7 (on the C8051F061/3/5/7) if necessary. The digital peripherals are assigned Port pins in a priority order which is listed in Figure 18.3, with UARTO having the highest priority and CNVSTR2 having the lowest priority.

### 18.1.1. Crossbar Pin Assignment and Allocation

The Crossbar assigns Port pins to a peripheral if the corresponding enable bits of the peripheral are set to a logic 1 in the Crossbar configuration registers XBR0, XBR1, XBR2, and XBR3, shown in Figure 18.5, Figure 18.6, Figure 18.7, and Figure 18.8. For example, if the UARTOEN bit (XBRO.2) is set to a logic 1, the TX0 and RX0 pins will be mapped to P0.0 and P0.1 respectively. Because UARTO has the highest priority, its pins will always be mapped to P0.0 and P0.1 when UARTOEN is set to a logic 1. If a digital periph-

Figure 18.3. Priority Crossbar Decode Table
(P1MDIN = 0xFF; P2MDIN = 0xFF)


## C8051F060/1/2/3/4/5/6/7

eral's enable bits are not set to a logic 1, then its ports are not accessible at the Port pins of the device. Also note that the Crossbar assigns pins to all associated functions when the SMBus, UART0 or UART1 are selected (i.e. SMBus, SPI, UART). It would be impossible, for example, to assign TX0 to a Port pin without assigning RXO as well. The SPI can operate in 3 or 4 -wire mode (with or without NSS). Each combination of enabled peripherals results in a unique device pinout.

All Port pins on Ports 0 through 3 that are not allocated by the Crossbar can be accessed as General-Purpose I/O (GPIO) pins by reading and writing the associated Port Data registers (See Figure 18.9, Figure 18.11, Figure 18.14, and Figure 18.17), a set of SFRs which are both byte- and bit-addressable. The output states of Port pins that are allocated by the Crossbar are controlled by the digital peripheral that is mapped to those pins. Writes to the Port Data registers (or associated Port bits) will have no effect on the states of these pins.

A Read of a Port Data register (or Port bit) will always return the logic state present at the pin itself, regardless of whether the Crossbar has allocated the pin for peripheral use or not. An exception to this occurs during the execution of a read-modify-write instruction (ANL, ORL, XRL, CPL, INC, DEC, DJNZ, JBC, CLR, SETB, and the bitwise MOV write operation). During the read cycle of the read-modify-write instruction, it is the contents of the Port Data register, not the state of the Port pins themselves, which is read.

Because the Crossbar registers affect the pinout of the peripherals of the device, they are typically configured in the initialization code of the system before the peripherals themselves are configured. Once configured, the Crossbar registers are typically left alone.

Once the Crossbar registers have been properly configured, the Crossbar is enabled by setting XBARE (XBR2.4) to a logic 1. Until XBARE is set to a logic 1, the output drivers on Ports 0 through 3 are explicitly disabled in order to prevent possible contention on the Port pins while the Crossbar registers and other registers which can affect the device pinout are being written.

The output drivers on Crossbar-assigned input signals (like RX0, for example) are explicitly disabled; thus the values of the Port Data registers and the PnMDOUT registers have no effect on the states of these pins.

### 18.1.2. Configuring the Output Modes of the Port Pins

The output drivers on Ports 0 through 3 remain disabled until the Crossbar is enabled by setting XBARE (XBR2.4) to a logic 1.

The output mode of each port pin can be configured to be either Open-Drain or Push-Pull. In the Push-Pull configuration, writing a logic 0 to the associated bit in the Port Data register will cause the Port pin to be driven to GND, and writing a logic 1 will cause the Port pin to be driven to VDD. In the Open-Drain configuration, writing a logic 0 to the associated bit in the Port Data register will cause the Port pin to be driven to GND, and a logic 1 will cause the Port pin to assume a high-impedance state. The Open-Drain configuration is useful to prevent contention between devices in systems where the Port pin participates in a shared interconnection in which multiple outputs are connected to the same physical wire (like the SDA signal on an SMBus connection).

The output modes of the Port pins on Ports 0 through 3 are determined by the bits in the associated PnMDOUT registers (See Figure 18.10, Figure 18.13, Figure 18.16, and Figure 18.18). For example, a logic 1 in P3MDOUT. 7 will configure the output mode of P3.7 to Push-Pull; a logic 0 in P3MDOUT. 7 will configure the output mode of P3.7 to Open-Drain. All Port pins default to Open-Drain output.

## C8051F060/1/2/3/4/5/6/7

The PnMDOUT registers control the output modes of the port pins regardless of whether the Crossbar has allocated the Port pin for a digital peripheral or not. The exceptions to this rule are: the Port pins connected to SDA, SCL, RX0 (if UART0 is in Mode 0), and RX1 (if UART1 is in Mode 0) are always configured as Open-Drain outputs, regardless of the settings of the associated bits in the PnMDOUT registers.

### 18.1.3. Configuring Port Pins as Digital Inputs

A Port pin is configured as a digital input by setting its output mode to "Open-Drain" and writing a logic 1 to the associated bit in the Port Data register. For example, P3.7 is configured as a digital input by setting P3MDOUT. 7 to a logic 0 and P3.7 to a logic 1.

If the Port pin has been assigned to a digital peripheral by the Crossbar and that pin functions as an input (for example RX0, the UARTO receive pin), then the output drivers on that pin are automatically disabled.

### 18.1.4. Weak Pull-ups

By default, each Port pin has an internal weak pull-up device enabled which provides a resistive connection (about $100 \mathrm{k} \Omega$ ) between the pin and VDD. The weak pull-up devices can be globally disabled by writing a logic 1 to the Weak Pull-up Disable bit, (WEAKPUD, XBR2.7). The weak pull-up is automatically deactivated on any pin that is driving a logic 0 ; that is, an output pin will not contend with its own pull-up device. The weak pull-up device can also be explicitly disabled on a Port 1 pin by configuring the pin as an Analog Input, as described below.

### 18.1.5. Configuring Port 1 and 2 pins as Analog Inputs

The pins on Port 1 can serve as analog inputs to the ADC2 analog MUX (C8051F060/1/2/3 only) and the pins on Port 2 can serve as analog inputs to the Comparators (all devices). A Port pin is configured as an Analog Input by writing a logic 0 to the associated bit in the PnMDIN registers. All Port pins default to a Digital Input mode. Configuring a Port pin as an analog input:

1. Disables the digital input path from the pin. This prevents additional power supply current from being drawn when the voltage at the pin is near VDD / 2. A read of the Port Data bit will return a logic 0 regardless of the voltage at the Port pin.
2. Disables the weak pull-up device on the pin.
3. Causes the Crossbar to "skip over" the pin when allocating Port pins for digital peripherals.

Note that the output drivers on a pin configured as an Analog Input are not explicitly disabled. Therefore, the associated PnMDOUT bits of pins configured as Analog Inputs should explicitly be set to logic 0 (Open-Drain output mode), and the associated Port Data bits should be set to logic 1 (high-impedance). Also note that it is not required to configure a Port pin as an Analog Input in order to use it as an input to ADC2 or the Comparators, however, it is strongly recommended. See the analog peripheral's corresponding section in this datasheet for further information.

## C8051F060/1/2/3/4/5/6/7

### 18.1.6. Crossbar Pin Assignment Example

In this example (Figure 18.4), we configure the Crossbar to allocate Port pins for UARTO, the SMBus, all 6 PCA modules, /INT0, and /INT1 (12 pins total). Additionally, we configure P1.2, P1.3, and P1.4 for Analog Input mode so that the voltages at these pins can be measured by ADC2. The configuration steps are as follows:

XBRO, XBR1, and XBR2 are set such that UARTOEN $=1$, SMBOEN $=1$, PCAOME $=$ ' 110 ', $\operatorname{INTOE}=1$, and INT1E = 1. Thus: $\mathrm{XBR} 0=0 \times 3 \mathrm{D}, \mathrm{XBR} 1=0 \times 14$, and $\mathrm{XBR} 2=0 \times 40$.

1. We configure the desired Port 1 pins to Analog Input mode by setting P1MDIN to 0xE3 (P1.4, P1.3, and P1.2 are Analog Inputs, so their associated P1MDIN bits are set to logic 0).
2. We enable the Crossbar by setting $\operatorname{XBARE}=1: \mathrm{XBR} 2=0 \times 40$.

- UARTO has the highest priority, so P0.0 is assigned to TXO, and P0.1 is assigned to RXO.
- The SMBus is next in priority order, so P0.2 is assigned to SDA, and P0.3 is assigned to SCL.
- PCAO is next in priority order, so P0.4 through P1.1 are assigned to CEX0 through CEX5
- P1MDIN is set to 0xE3, which configures P1.2, P1.3, and P1.4 as Analog Inputs, causing the Crossbar to skip these pins.
- /INT0 is next in priority order, so it is assigned to the next non-skipped pin, which is P1.5.
- /INT1 is next in priority order, so it is assigned to P1.6.

3. We set the UARTO TX pin (TXO, PO.0) output and the CEXO-3 outputs to Push-Pull by setting POMDOUT = 0xF1.
4. We explicitly disable the output drivers on the 3 Analog Input pins by setting the corresponding bits in the P1MDOUT register to ' 0 ', and in P1 to ' 1 '. Additionally, the CEX5-4 output pins are set to Push-Pull mode. Therefore, P1MDOUT $=0 \times 03$ (configure unused pins to Open-Drain) and P1 = 0xFF (a logic 1 selects the high-impedance state).

## C8051F060/1/2/3/4/5/6/7

Figure 18.4. Crossbar Example:
$(P 1 M D I N=0 x E 3 ; ~ X B R 0=0 x 3 D ; ~ X B R 1=0 \times 14 ;$ XBR2 $=0 \times 40)$


## C8051F060/1/2/3/4/5/6/7

Figure 18.5. XBR0: Port I/O Crossbar Register 0


Figure 18.6. XBR1: Port I/O Crossbar Register 1


## C8051F060/1/2/3/4/5/6/7

Figure 18.7. XBR2: Port I/O Crossbar Register 2


## C8051F060/1/2/3/4/5/6/7

Figure 18.8. XBR3: Port I/O Crossbar Register 3


## C8051F060/1/2/3/4/5/6/7

Figure 18.9. P0: Port0 Data Register

| R/W | R/W | R/W | R/W | R/w | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P0.7 | P0.6 | P0.5 | P0.4 | P0.3 | P0.2 | P0.1 | P0.0 | 11111111 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | Bit |
| Bits7-0: | P0.[7:0]: Port0 Output Latch Bits. <br> (Write - Output appears on I/O pins per XBR0, XBR1, XBR2, and XBR3 Registers) <br> 0: Logic Low Output. <br> 1: Logic High Output (open if corresponding POMDOUT.n bit $=0$ ). <br> (Read - Regardless of XBR0, XBR1, XBR2, and XBR3 Register settings). <br> 0 : PO.n pin is logic low. <br> 1: P0.n pin is logic high. |  |  |  |  |  |  |  |

Figure 18.10. POMDOUT: Port0 Output Mode Register


## C8051F060/1/2/3/4/5/6/7

Figure 18.11. P1: Port1 Data Register


Figure 18.12. P1MDIN: Port1 Input Mode Register


## C8051F060/1/2/3/4/5/6/7

Figure 18.13. P1MDOUT: Port1 Output Mode Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
| Bits7-0: | P1MDOUT.[7:0]: Port1 Output Mode Bits. <br> 0: Port Pin output mode is configured as Open-Drain. <br> 1: Port Pin output mode is configured as Push-Pull. |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
| Note: | SDA, SCL, and RX0 (when UART0 is in Mode 0 ) and RX1 (when UART1 is in Mode 0 ) are always configured as Open-Drain when they appear on Port pins. |  |  |  |  |  |  |  |

Figure 18.14. P2: Port2 Data Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P2.7 | P2.6 | P2.5 | P2.4 | P2.3 | P2.2 | P2.1 | P2.0 | 11111111 |
| Bit7 | Bit6 | Bit5 | Bit4 |  | Bit2 | Bit1 |  | Bit <br> Addressable <br> 0xA0 <br> All Pages |
| Bits7-0: | P2.[7:0]: Port2 Output Latch Bits. <br> (Write - Output appears on I/O pins per XBR0, XBR1, XBR2, and XBR3 Registers) <br> 0: Logic Low Output. <br> 1: Logic High Output (open if corresponding P2MDOUT.n bit $=0$ ). <br> (Read - Regardless of XBR0, XBR1, XBR2, and XBR3 Register settings). <br> 0: P2.n pin is logic low. <br> 1: P2.n pin is logic high. |  |  |  |  |  |  |  |

## C8051F060/1/2/3/4/5/6/7

Figure 18.15. P2MDIN: Port2 Input Mode Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bito |  |

Bits7-0: P2MDIN.[7:0]: Port 2 Input Mode Bits.
0: Port Pin is configured in Analog Input mode. The digital input path is disabled (a read from the Port bit will always return ' 0 '). The weak pull-up on the pin is disabled.
1: Port Pin is configured in Digital Input mode. A read from the Port bit will return the logic level at the Pin. The state of the weak pull-up is determined by the WEAKPUD bit (XBR2.7, see Figure 18.7).

Figure 18.16. P2MDOUT: Port2 Output Mode Register


## C8051F060/1/2/3/4/5/6/7

Figure 18.17. P3: Port3 Data Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P3.7 | P3.6 | P3.5 | P3.4 | P3.3 | P3.2 | P3.1 | P3.0 | 11111111 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | Bit |
| Bits7-0: | P3.[7:0]: Port3 Output Latch Bits. <br> (Write - Output appears on I/O pins per XBRO, XBR1, XBR2, and XBR3 Registers) <br> 0: Logic Low Output. <br> 1: Logic High Output (open if corresponding P3MDOUT.n bit $=0$ ). <br> (Read - Regardless of XBR0, XBR1, XBR2, and XBR3 Register settings). <br> 0: P3.n pin is logic low. <br> 1: P3.n pin is logic high. |  |  |  |  |  |  |  |
| Note: | Although P3 is not brought out to pins on the C8051F061/3/5/7 devices, the Port Data register is still present and can be used by software. See "Configuring Ports which are not Pinned Out" on page 219. |  |  |  |  |  |  |  |

Figure 18.18. P3MDOUT: Port3 Output Mode Register


## C8051F060/1/2/3/4/5/6/7

### 18.2. Ports 4 through 7 (C8051F060/2/4/6 only)

All Port pins on Ports 4 through 7 can be accessed as General-Purpose I/O (GPIO) pins by reading and writing the associated Port Data registers (See Figure 18.19, Figure 18.21, Figure 18.23, and Figure 18.25), a set of SFRs which are byte-addressable. Note that Port 4 has only three pins: P4.5, P4.6, and P4.7. Note also that the Port $4,5,6$, and 7 registers are located on SFR Page F. The SFRPAGE register must be set to 0x0F to access these Port registers.

A Read of a Port Data register (or Port bit) will always return the logic state present at the pin itself, regardless of whether the Crossbar has allocated the pin for peripheral use or not. An exception to this occurs during the execution of a read-modify-write instruction (ANL, ORL, XRL, CPL, INC, DEC, DJNZ, JBC, CLR, SETB, and the bitwise MOV write operation). During the read cycle of the read-modify-write instruction, it is the contents of the Port Data register, not the state of the Port pins themselves, which is read.

### 18.2.1. Configuring Ports which are not Pinned Out

Although P3, P4, P5, P6, and P7 are not brought out to pins on the C8051F061/3/5/7 devices, the Port Data registers are still present and can be used by software. Because the digital input paths also remain active, it is recommended that these pins not be left in a 'floating' state in order to avoid unnecessary power dissipation arising from the inputs floating to non-valid logic levels. This condition can be prevented by any of the following:

1. Leave the weak pull-up devices enabled by setting WEAKPUD (XBR2.7) to a logic 0.
2. Configure the output modes of P3, P4, P5, P6, and P7 to "Push-Pull" by writing 0xFF to the associated output mode register (PnMDOUT).
3. Force the output states of P3, P4, P5, P6, and P7 to logic 0 by writing zeros to the Port Data registers: $\mathrm{P} 3=0 \times 00, \mathrm{P} 4=0 \times 00, \mathrm{P} 5=0 \times 00, \mathrm{P} 6=0 \times 00$, and $\mathrm{P} 7=0 \times 00$.

### 18.2.2. Configuring the Output Modes of the Port Pins

The output mode of each port pin can be configured to be either Open-Drain or Push-Pull. In the Push-Pull configuration, a logic 0 in the associated bit in the Port Data register will cause the Port pin to be driven to GND, and a logic 1 will cause the Port pin to be driven to VDD. In the Open-Drain configuration, a logic 0 in the associated bit in the Port Data register will cause the Port pin to be driven to GND, and a logic 1 will cause the Port pin to assume a high-impedance state. The Open-Drain configuration is useful to prevent contention between devices in systems where the Port pin participates in a shared interconnection in which multiple outputs are connected to the same physical wire.

The output modes of the Port pins on Ports 4 through 7 are determined by the bits in their respective PnMDOUT Output Mode Registers. Each bit in PnMDOUT controls the output mode of its corresponding port pin (see Figure 18.20, Figure 18.22, Figure 18.24, and Figure 18.26). For example, to place Port pin 5.3 in push-pull mode (digital output), set P5MDOUT. 3 to logic 1. All port pins default to open-drain mode upon device reset.

### 18.2.3. Configuring Port Pins as Digital Inputs

A Port pin is configured as a digital input by setting its output mode to "Open-Drain" and writing a logic 1 to the associated bit in the Port Data register. For example, P7.7 is configured as a digital input by setting P7MDOUT. 7 to a logic 0 and P7. 7 to a logic 1.

### 18.2.4. Weak Pull-ups

By default, each Port pin has an internal weak pull-up device enabled which provides a resistive connection (about $100 \mathrm{k} \Omega$ ) between the pin and VDD. The weak pull-up devices can be globally disabled by writ-

## C8051F060/1/2/3/4/5/6/7

ing a logic 1 to the Weak Pull-up Disable bit, (WEAKPUD, XBR2.7). The weak pull-up is automatically deactivated on any pin that is driving a logic 0 ; that is, an output pin will not contend with its own pull-up device.

### 18.2.5. External Memory Interface

If the External Memory Interface is enabled on the High ports and an off-chip MOVX operation occurs, the External Memory Interface will control the output states of the affected Port pins during the execution phase of the MOVX instruction, regardless of the settings of the Port Data registers. The output configuration of the Port pins is not affected by the EMIF operation, except that Read operations will explicitly disable the output drivers on the Data Bus during the MOVX execution. See Section "17. External Data Memory Interface and On-Chip XRAM" on page 187 for more information about the External Memory Interface.

## C8051F060/1/2/3/4/5/6/7

Figure 18.19. P4: Port4 Data Register


Figure 18.20. P4MDOUT: Port4 Output Mode Register


## C8051F060/1/2/3/4/5/6/7

Figure 18.21. P5: Port5 Data Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P5.7 | P5.6 | P5.5 | P5.4 | P5.3 | P5.2 | P5.1 | P5.0 | 11111111 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | Bit |
| Bits7-0: | P5.[7:0]: P <br> Write - Ou <br> 0: Logic L <br> 1: Logic H <br> Read-Re <br> 0: P5.n pin <br> 1: P5.n pin | Outpu ppea utput. utput states gic lo gic hig |  | ondin | ADOU | $0)$. | gure |  |
| Note: | P5.[7:0] can tiplexed mod page 187 | driven <br> See <br> re in | Ex <br> " "1 <br> tion | Data rnal he Ex | ry In Memo Mem |  | $\begin{aligned} & s s[15 \\ & n-C h \end{aligned}$ | n Non-mulRAM" on |

Figure 18.22. P5MDOUT: Port5 Output Mode Register


## C8051F060/1/2/3/4/5/6/7

Figure 18.23. P6: Port6 Data Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | $\begin{gathered} \text { Reset Value } \\ 11111111 \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P6.7 | P6.6 | P6.5 | P6.4 | P6.3 | P6.2 | P6.1 | P6.0 |  |
| Bit7 | Bit6 Bit5 |  | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | Bit <br> Address |
| Bits7-0: | P6.[7:0]: P <br> Write - Ou <br> 0: Logic Low <br> 1: Logic Hig <br> Read-Re <br> 0: P6.n pin | Outpu ppea utput. utput state gic lo gic hi | Bits I/O p <br> , if c O pin | ondin | MDOU | 0). S | gure 1 |  |
| Note: | P6.[7:0] can plexed mo Memory In Memory In | drive r as A ce and ce. | he E s[7:0] Chip | Data <br> n-mu on p | ory In xed m 87 fo | (as <br> See info | ss[15 <br> "17. <br> abo | in Multiernal Data e External |

Figure 18.24. P6MDOUT: Port6 Output Mode Register


## C8051F060/1/2/3/4/5/6/7

Figure 18.25. P7: Port7 Data Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value$11111111$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P7.7 | P7.6 | P7.5 | P7.4 | P7.3 | P7.2 | P7.1 | P7.0 |  |
| Bit7 | Bit6 Bit5 |  | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | Bit |
| Bits7-0: | P7.[7:0]: P <br> Write - Out <br> 0 : Logic Low <br> 1: Logic Hig <br> Read-Re <br> 0: P7.n pin <br> 1: P7.n pin | Outpu ppea utput. utput state gic low gic hig | Bit I/O p <br> , if cor O pin | onding | MDOU | $=0)$. | gure 1 |  |
| Note: | P7.[7:0] can be driven by the External Data Memory Interface (as AD[7:0] in Multiplexed mode, or as $\mathrm{D}[7: 0]$ in Non-multiplexed mode). See Section "17. External Data Memory Interface and On-Chip XRAM" on page 187 for more information about the External Memory Interface. |  |  |  |  |  |  |  |

Figure 18.26. P7MDOUT: Port7 Output Mode Register


## C8051F060/1/2/3/4/5/6/7

## 19. Controller Area Network (CAN0, C8051F060/1/2/3)

IMPORTANT DOCUMENTATION NOTE: The Bosch CAN Controller is integrated in the C8051F060/1/2/3 devices. This section of the data sheet gives a description of the CAN controller as an overview and offers a description of how the Silicon Labs CIP-51 MCU interfaces with the on-chip Bosch CAN controller. In order to use the CAN controller, please refer to Bosch's C_CAN User's Manual (revision 1.2) as an accompanying manual to Silicon Labs' C8051F060/1/2/3/4/5/6/7 Data sheet.

The C8051F060/1/2/3 family of devices feature a Control Area Network (CAN) controller that enables serial communication using the CAN protocol. Silicon Labs CAN controller facilitates communication on a CAN network in accordance with the Bosch specification 2.0A (basic CAN) and 2.0B (full CAN). The CAN controller consists of a CAN Core, Message RAM (separate from the CIP-51 RAM), a message handler state machine, and control registers. Silicon Labs CAN is a protocol controller and does not provide physical layer drivers (i.e., transceivers). Figure 19.2 shows an example typical configuration on a CAN bus.

Silicon Labs CAN operates at bit rates of up to $1 \mathrm{Mbit} /$ second, though this can be limited by the physical layer chosen to transmit data on the CAN bus. The CAN processor has 32 Message Objects that can be configured to transmit or receive data. Incoming data, message objects and their identifier masks are stored in the CAN message RAM. All protocol functions for transmission of data and acceptance filtering is performed by the CAN controller and not by the CIP-51 MCU. In this way, minimal CPU bandwidth is needed to use CAN communication. The CIP-51 configures the CAN controller, accesses received data, and passes data for transmission via Special Function Registers (SFR) in the CIP-51. The CAN controller's clock ( $\mathrm{f}_{\text {sys }}$, or CAN_CLK in the C_CAN User's Guide) is equal to the CIP-51 MCU's clock (SYSCLK).

## C8051F060/1/2/3/4/5/6/7

Figure 19.1. CAN Controller Diagram


Figure 19.2. Typical CAN Bus Configuration


## C8051F060/1/2/3/4/5/6/7

### 19.1. Bosch CAN Controller Operation

The CAN Controller featured in the C8051F060/1/2/3 devices is a full implementation of Bosch's full CAN module and fully complies with CAN specification 2.0B.

The function and use of the CAN Controller is detailed in the Bosch CAN User's Guide. The User's Guide should be used as a reference to configure and use the CAN controller. This Silicon Labs datasheet describes how to access the CAN controller.

The CAN Control Register (CANOCN), CAN Test Register (CANOTST), and CAN Status Register (CANOSTA) in the CAN controller can be accessed directly or indirectly via CIP-51 SFRs. All other CAN registers must be accessed via an indirect indexing method. See "Using CANOADR, CANODATH, and CANDATL To Access CAN Registers" on page 229.

## C8051F060/1/2/3/4/5/6/7

### 19.2. CAN Registers

CAN registers are classified as follows:

1. CAN Controller Protocol Registers: CAN control, interrupt, error control, bus status, test modes.
2. Message Object Interface Registers: Used to configure 32 Message Objects, send and receive data to and from Message Objects. The C8051 MCU accesses the CAN message RAM via the Message Object Interface Registers. Upon writing a message object number to an IF1 or IF2 Command Request Register, the contents of the associated Interface Registers (IF1 or IF2) will be transferred to or from the message object in CAN RAM.
3. Message Handler Registers: These read only registers are used to provide information to the CIP-51 MCU about the message objects (MSGVLD flags, Transmission Request Pending, New Data Flags) and Interrupts Pending (which Message Objects have caused an interrupt or status interrupt condition).
4. C8051 MCU Special Function Registers (SFR): Five registers located in the C8051 MCU memory map that allow direct access to certain CAN Controller Protocol Registers, and Indexed indirect access to all CAN registers.

### 19.2.1. CAN Controller Protocol Registers

The CAN Control Protocol Registers are used to configure the CAN controller, process interrupts, monitor bus status, and place the controller in test modes. The CAN controller protocol registers are accessible using C8051 MCU SFRs by an indexed method, and some can be accessed directly by addressing the SFRs in the C8051 SFR map for convenience.

The registers are: CAN Control Register (CANOCN), CAN Status Register (CANOSTA), CAN Test Register (CANOTST), Error Counter Register, Bit Timing Register, and the Baud Rate Prescaler (BRP) Extension Register. CANOSTA, CANOCN, and CANOTST can be accessed via C8051 MCU SFRs. All others are accessed indirectly using the CAN address indexed method via CANOADR, CANODATH, and CANODATL.

Please refer to the Bosch CAN User's Guide for information on the function and use of the CAN Control Protocol Registers.

### 19.2.2. Message Object Interface Registers

There are two sets of Message Object Interface Registers used to configure the 32 Message Objects that transmit and receive data to and from the CAN bus. Message objects can be configured for transmit or receive, and are assigned arbitration message identifiers for acceptance filtering by all CAN nodes.

Message Objects are stored in Message RAM, and are accessed and configured using the Message Object Interface Registers. These registers are accessed via the C8051's CANOADR and CANODAT registers using the indirect indexed address method.

Please refer to the Bosch CAN User's Guide for information on the function and use of the Message Object Interface Registers.

### 19.2.3. Message Handler Registers

The Message Handler Registers are read only registers. Their flags can be read via the indexed access method with CANOADR, CANODATH, and CANODATL. The message handler registers provide interrupt, error, transmit/receive requests, and new data information.

## C8051F060/1/2/3/4/5/6/7

Please refer to the Bosch CAN User's Guide for information on the function and use of the Message Handler Registers.

### 19.2.4. CIP-51 MCU Special Function Registers

C8051F060/1/2/3 peripherals are modified, monitored, and controlled using Special Function Registers (SFRs). Most of the CAN Controller registers cannot be accessed directly using the SFRs. Three of the CAN Controller's registers may be accessed directly with SFRs. All other CAN Controller registers are accessed indirectly using three CIP-51 MCU SFRs: the CAN Data Registers (CANODATH and CANODATL) and CAN Address Register (CANOADR). In this way, there are a total of five CAN registers used to configure and run the CAN Controller.

### 19.2.5. Using CANOADR, CANODATH, and CANDATL To Access CAN Registers

Each CAN Controller Register has an index number (see Table below). The CAN register address space is 128 words ( 256 bytes). A CAN register is accessed via the CAN Data Registers (CANODATH and CAN0DATL) when a CAN register's index number is placed into the CAN Address Register (CANOADR). For example, if the Bit Timing Register is to be configured with a new value, CANOADR is loaded with 0x03. The low byte of the desired value is accessed using CANODATL and the high byte of the bit timing register is accessed using CANODATH. CANODATL is bit addressable for convenience. To load the value $0 \times 2304$ into the Bit Timing Register:

```
CANOADR = 0x03; // Load Bit Timing Register's index (Table 18.1)
CANODATH = 0x23; // Move the upper byte into data reg high byte
CANODATL = 0x04; // Move the lower byte into data reg low byte
```

Note: CANOCN, CANOSTA, and CANOTST may be accessed either by using the index method, or by direct access with the CIP-51 MCU SFRs. CAN0CN is located at SFR location 0xF8/SFR page 1 (Figure 19.6), CANOTST at 0xDB/SFR page 1 (Figure 19.7), and CANOSTA at 0xCO/SFR page 1 (Figure 19.8).

### 19.2.6. CANOADR Autoincrement Feature

For ease of programming message objects, CANOADR features autoincrementing for the index ranges $0 \times 08$ to $0 \times 12$ (Interface Registers 1) and 0x20 to 0x2A (Interface Registers 2). When the CANOADR register has an index in these ranges, the CANOADR will autoincrement by 1 to point to the next CAN register 16-bit word upon a read/write of CANODATL. This speeds programming of the frequently programmed interface registers when configuring message objects.

NOTE: Table below supersedes Figure 5 in section 3, "Programmer's Model" of the Bosch CAN User's Guide.

Table 19.1. CAN Register Index and Reset Values

| CAN Register <br> Index | Register name | Reset <br> Value | Notes |
| :---: | :---: | :---: | :--- |
| $0 \times 00$ | CAN Control Register | $0 \times 0001$ | Accessible in CIP-51 SFR Map |
| $0 \times 01$ | Status Register | $0 \times 0000$ | Accessible in CIP-51 SFR Map |
| $0 \times 02$ | Error Register | $0 \times 0000$ | Read Only |
| $0 \times 03$ | Bit Timing Register | $0 \times 2301$ | Write Enabled by CCE Bit in CAN0CN |

## C8051F060/1/2/3/4/5/6/7

Table 19.1. CAN Register Index and Reset Values (Continued)

| CAN Register Index | Register name | Reset Value | Notes |
| :---: | :---: | :---: | :---: |
| 0x04 | Interrupt Register | 0x0000 | Read Only |
| $0 \times 05$ | Test Register | 0x0000 | Bit $7(\mathrm{RX})$ is determined by CAN bus |
| 0x06 | BRP Extension Register | 0x0000 | Write Enabled by TEST bit in CANOCN |
| 0x08 | IF1 Command Request | 0x0001 | CANOADR autoincrements in IF1 index space ( $0 \times 08$ - 0x12) upon write to CANODATL |
| $0 \times 09$ | IF1 Command Mask | 0x0000 | CANOADR autoincrement upon write to CANODATL |
| 0x0A | IF1 Mask 1 | 0xFFFF | CANOADR autoincrement upon write to CANODATL |
| 0x0B | IF1 Mask 2 | 0xFFFF | CANOADR autoincrement upon write to CANODATL |
| 0x0C | IF1 Arbitration 1 | 0x0000 | CANOADR autoincrement upon write to CANODATL |
| 0x0D | IF1 Arbitration 2 | 0x0000 | CANOADR autoincrement upon write to CANODATL |
| 0x0E | IF1 Message Control | 0x0000 | CANOADR autoincrement upon write to CANODATL |
| 0x0F | IF1 Data A1 | 0x0000 | CANOADR autoincrement upon write to CANODATL |
| 0x10 | IF1 Data A2 | 0x0000 | CANOADR aûtoincrement upon write to CANODATL |
| 0x11 | IF1 Data B1 | 0x0000 | CANOADR autoincrement upon write to CANODATL |
| 0x12 | IF1 Data B2 | 0x0000 | CANOADR autoincrement upon write to CANODATL |
| 0x20 | IF2 Command Request | 0x0001 | CANOADR autoincrements in IF1 index space (0x08 <br> - 0x12) upon write to CANODATL |
| 0x21 | IF2 Command Mask | 0x0000 | CANOADR autoincrement upon write to CANODATL |
| 0x22 | IF2 Mask 1 | 0xFFFF | CANOADR autoincrement upon write to CANODATL |
| $0 \times 23$ | IF2 Mask 2 | OxFFFF | CANOADR autoincrement upon write to CANODATL |
| 0x24 | IF2 Arbitration | 0x0000 | CANOADR autoincrement upon write to CANODATL |
| 0x25 | IF2 Arbitration 2 | 0x0000 | CANOADR autoincrement upon write to CANODATL |
| 0x26 | IF2 Message Control | 0x0000 | CANOADR autoincrement upon write to CANODATL |
| 0x27 | IF2 Data A1 | 0x0000 | CANOADR autoincrement upon write to CANODATL |
| 0x28 | IF2 Data A2 | 0x0000 | CANOADR autoincrement upon write to CANODATL |
| $0 \times 29$ | IF2 Data B1 | 0x0000 | CANOADR autoincrement upon write to CANODATL |
| $0 \times 2 \mathrm{~A}$ | IF2 Data B2 | 0x0000 | CANOADR autoincrement upon write to CANODATL |
| $0 \times 40$ | Transmission Request 1 | 0x0000 | Transmission request flags for message objects (read only) |
| $0 \times 41$ | Transmission Request 2 | 0x0000 | Transmission request flags for message objects (read only) |
| 0x48 | New Data 1 | 0x0000 | New Data flags for message objects (read only) |
| 0x49 | New Data 2 | 0x0000 | New Data flags for message objects (read only) |
| 0x50 | Interrupt Pending 1 | 0x0000 | Interrupt pending flags for message objects (read only) |
| 0x51 | Interrupt Pending 2 | 0x0000 | Interrupt pending flags for message objects (read only) |
| 0x58 | Message Valid 1 | 0x0000 | Message valid flags for message objects (read only) |

## C8051F060/1/2/3/4/5/6/7

Table 19.1. CAN Register Index and Reset Values (Continued)

| CAN Register <br> Index | Register name | Reset <br> Value | Notes |
| :---: | :---: | :---: | :---: |
| $0 \times 59$ | Message Valid 2 | $0 \times 0000$ | Message valid flags for message objects (read only) |

Figure 19.3. CANODATH: CAN Data Access Register High Byte


Figure 19.4. CANODATL: CAN Data Access Register Low Byte


## C8051F060/1/2/3/4/5/6/7

Figure 19.5. CANOADR: CAN Address Index Register


Figure 19.6. CANOCN: CAN Control Register


## C8051F060/1/2/3/4/5/6/7

Figure 19.7. CANOTST: CAN Test Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Please see the Bosch CAN User's Guide for a complete definition of this register |  |  |  |  |  |  |  |  |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
|  |  |  |  |  |  |  | Addr <br> SR P | OxDB |
| All CAN registers' functions/definitions are listed and described in the Bosch CAN User's Guide. <br> This register may be accessed directly in the CIP-51 SFR register space, or through the indirect, index method (See Section "19.2.5. Using CANOADR, CANODATH, and CANDATL To Access CAN Registers" on page 229). |  |  |  |  |  |  |  |  |

Figure 19.8. CANOSTA: CAN Status Register


C8051F060/1/2/3/4/5/6/7

## 20. System Management BUS / I2C BUS (SMBUSO)

The SMBus0 I/O interface is a two-wire, bi-directional serial bus. SMBus0 is compliant with the System Management Bus Specification, version 1.1, and compatible with the I2C serial bus. Reads and writes to the interface by the system controller are byte oriented with the SMBus0 interface autonomously controlling the serial transfer of the data. A method of extending the clock-low duration is available to accommodate devices with different speed capabilities on the same bus.

SMBus0 may operate as a master and/or slave, and may function on a bus with multiple masters. SMBus0 provides control of SDA (serial data), SCL (serial clock) generation and synchronization, arbitration logic, and START/STOP control and generation.

Figure 20.1. SMBus0 Block Diagram


## C8051F060/1/2/3/4/5/6/7

Figure 20.2 shows a typical SMBus configuration. The SMBusO interface will work at any voltage between 3.0 V and 5.0 V and different devices on the bus may operate at different voltage levels. The bi-directional SCL (serial clock) and SDA (serial data) lines must be connected to a positive power supply voltage through a pull-up resistor or similar circuit. Every device connected to the bus must have an open-drain or open-collector output for both the SCL and SDA lines, so that both are pulled high when the bus is free. The maximum number of devices on the bus is limited only by the requirement that the rise and fall times on the bus will not exceed 300 ns and 1000 ns, respectively.

Figure 20.2. Typical SMBus Configuration


### 20.1. Supporting Documents

It is assumed the reader is familiar with or has access to the following supporting documents:

1. The I2C-bus and how to use it (including specifications), Philips Semiconductor.
2. The I2C-Bus Specification-- Version 2.0, Philips Semiconductor.
3. System Management Bus Specification -- Version 1.1, SBS Implementers Forum.

### 20.2. SMBus Protocol

Two types of data transfers are possible: data transfers from a master transmitter to an addressed slave receiver (WRITE), and data transfers from an addressed slave transmitter to a master receiver (READ). The master device initiates both types of data transfers and provides the serial clock pulses on SCL. Note: multiple master devices on the same bus are supported. If two or more masters attempt to initiate a data transfer simultaneously, an arbitration scheme is employed with a single master always winning the arbitration. Note that it is not necessary to specify one device as the master in a system; any device who transmits a START and a slave address becomes the master for that transfer.

A typical SMBus transaction consists of a START condition followed by an address byte (Bits7-1: 7-bit slave address; Bit0: R/W direction bit), one or more bytes of data, and a STOP condition. Each byte that is received (by a master or slave) must be acknowledged (ACK) with a low SDA during a high SCL (see Figure 20.3). If the receiving device does not ACK, the transmitting device will read a "not acknowledge" (NACK), which is a high SDA during a high SCL.

## C8051F060/1/2/3/4/5/6/7

The direction bit (R/W) occupies the least-significant bit position of the address. The direction bit is set to logic 1 to indicate a "READ" operation and cleared to logic 0 to indicate a "WRITE" operation.

All transactions are initiated by a master, with one or more addressed slave devices as the target. The master generates the START condition and then transmits the slave address and direction bit. If the transaction is a WRITE operation from the master to the slave, the master transmits the data a byte at a time waiting for an ACK from the slave at the end of each byte. For READ operations, the slave transmits the data waiting for an ACK from the master at the end of each byte. At the end of the data transfer, the master generates a STOP condition to terminate the transaction and free the bus. Figure 20.3 illustrates a typical SMBus transaction.

Figure 20.3. SMBus Transaction


### 20.2.1. Arbitration

A master may start a transfer only if the bus is free. The bus is free after a STOP condition or after the SCL and SDA lines remain high for a specified time (see Section 20.2.4). In the event that two or more devices attempt to begin a transfer at the same time, an arbitration scheme is employed to force one master to give up the bus. The master devices continue transmitting until one attempts a HIGH while the other transmits a LOW. Since the bus is open-drain, the bus will be pulled LOW. The master attempting the HIGH will detect a LOW SDA and give up the bus. The winning master continues its transmission without interruption; the losing master becomes a slave and receives the rest of the transfer. This arbitration scheme is nondestructive: one device always wins, and no data is lost.

### 20.2.2. Clock Low Extension

SMBus provides a clock synchronization mechanism, similar to I2C, which allows devices with different speed capabilities to coexist on the bus. A clock-low extension is used during a transfer in order to allow slower slave devices to communicate with faster masters. The slave may temporarily hold the SCL line LOW to extend the clock low period, effectively decreasing the serial clock frequency.

### 20.2.3. SCL Low Timeout

If the SCL line is held low by a slave device on the bus, no further communication is possible. Furthermore, the master cannot force the SCL line high to correct the error condition. To solve this problem, the SMBus protocol specifies that devices participating in a transfer must detect any clock cycle held low longer than 25 ms as a "timeout" condition. Devices that have detected the timeout condition must reset the communication no later than 10 ms after detecting the timeout condition.

### 20.2.4. SCL High (SMBus Free) Timeout

The SMBus specification stipulates that if the SCL and SDA lines remain high for more that $50 \mu \mathrm{~s}$, the bus is designated as free. If an SMBus device is waiting to generate a Master START, the START will be generated following the bus free timeout.

## C8051F060/1/2/3/4/5/6/7

### 20.3. SMBus Transfer Modes

The SMBus0 interface may be configured to operate as a master and/or a slave. At any particular time, the interface will be operating in one of the following modes: Master Transmitter, Master Receiver, Slave Transmitter, or Slave Receiver. See Table 20.1 for transfer mode status decoding using the SMB0STA status register. The following mode descriptions illustrate an interrupt-driven SMBus0 application; SMBus0 may alternatively be operated in polled mode.

### 20.3.1. Master Transmitter Mode

Serial data is transmitted on SDA while the serial clock is output on SCL. SMBus0 generates a START condition and then transmits the first byte containing the address of the target slave device and the data direction bit. In this case the data direction bit (R/W) will be logic 0 to indicate a "WRITE" operation. The SMBus0 interface transmits one or more bytes of serial data, waiting for an acknowledge (ACK) from the slave after each byte. To indicate the end of the serial transfer, SMBus0 generates a STOP condition.

Figure 20.4. Typical Master Transmitter Sequence


### 20.3.2. Master Receiver Mode

Serial data is received on SDA while the serial clock is output on SCL. The SMBus0 interface generates a START followed by the first data byte containing the address of the target slave and the data direction bit. In this case the data direction bit (R/W) will be logic 1 to indicate a "READ" operation. The SMBus0 interface receives serial data from the slave and generates the clock on SCL. After each byte is received, SMBus0 generates an ACK or NACK depending on the state of the AA bit in register SMB0CN. SMBus0 generates a STOP condition to indicate the end of the serial transfer.

Figure 20.5. Typical Master Receiver Sequence


Received by SMBus Interface


Transmitted by
SMBus Interface
$\mathrm{S}=\mathrm{START}$
P = STOP
$\mathrm{A}=\mathrm{ACK}$
$\mathrm{N}=\mathrm{NACK}$
R = READ
SLA = Slave Address

## C8051F060/1/2/3/4/5/6/7

### 20.3.3. Slave Transmitter Mode

Serial data is transmitted on SDA while the serial clock is received on SCL. The SMBusO interface receives a START followed by data byte containing the slave address and direction bit. If the received slave address matches the address held in register SMBOADR, the SMBus0 interface generates an ACK. SMBus0 will also ACK if the general call address ( $0 \times 00$ ) is received and the General Call Address Enable bit (SMBOADR.0) is set to logic 1. In this case the data direction bit (R/W) will be logic 1 to indicate a "READ" operation. The SMBusO interface receives the clock on SCL and transmits one or more bytes of serial data, waiting for an ACK from the master after each byte. SMBus0 exits slave mode after receiving a STOP condition from the master.

Figure 20.6. Typical Slave Transmitter Sequence


### 20.3.4. Slave Receiver Mode

Serial data is received on SDA while the serial clock is received on SCL. The SMBus0 interface receives a START followed by data byte containing the slave address and direction bit. If the received slave address matches the address held in register SMBOADR, the interface generates an ACK. SMBus0 will also ACK if the general call address ( $0 \times 00$ ) is received and the General Call Address Enable bit (SMBOADR.0) is set to logic 1. In this case the data direction bit (R/W) will be logic 0 to indicate a "WRITE" operation. The SMBus0 interface receives one or more bytes of serial data; after each byte is received, the interface transmits an ACK or NACK depending on the state of the AA bit in SMBOCN. SMBus0 exits Slave Receiver

## C8051F060/1/2/3/4/5/6/7

Mode after receiving a STOP condition from the master.
Figure 20.7. Typical Slave Receiver Sequence


## C8051F060/1/2/3/4/5/6/7

### 20.4. SMBus Special Function Registers

The SMBus0 serial interface is accessed and controlled through five SFRs: SMB0CN Control Register, SMB0CR Clock Rate Register, SMB0ADR Address Register, SMBODAT Data Register and SMB0STA Status Register. The five special function registers related to the operation of the SMBus0 interface are described in the following sections.

### 20.4.1. Control Register

The SMBus0 Control register SMB0CN is used to configure and control the SMBus0 interface. All of the bits in the register can be read or written by software. Two of the control bits are also affected by the SMBus0 hardware. The Serial Interrupt flag (SI, SMBOCN.3) is set to logic 1 by the hardware when a valid serial interrupt condition occurs. It can only be cleared by software. The Stop flag (STO, SMBOCN.4) is set to logic 1 by software. It is cleared to logic 0 by hardware when a STOP condition is detected on the bus.

Setting the ENSMB flag to logic 1 enables the SMBus0 interface. Clearing the ENSMB flag to logic 0 disables the SMBus0 interface and removes it from the bus. Momentarily clearing the ENSMB flag and then resetting it to logic 1 will reset SMBus0 communication. However, ENSMB should not be used to temporarily remove a device from the bus since the bus state information will be lost. Instead, the Assert Acknowledge (AA) flag should be used to temporarily remove the device from the bus (see description of AA flag below).

Setting the Start flag (STA, SMB0CN.5) to logic 1 will put SMBus0 in a master mode. If the bus is free, SMBus0 will generate a START condition. If the bus is not free, SMBus0 waits for a STOP condition to free the bus and then generates a START condition after a $5 \mu$ s delay per the SMB0CR value (In accordance with the SMBus protocol, the SMBus0 interface also considers the bus free if the bus is idle for $50 \mu \mathrm{~s}$ and no STOP condition was recognized). If STA is set to logic 1 while SMBus0 is in master mode and one or more bytes have been transferred, a repeated START condition will be generated.

When the Stop flag (STO, SMB0CN.4) is set to logic 1 while the SMBus0 interface is in master mode, the interface generates a STOP condition. In a slave mode, the STO flag may be used to recover from an error condition. In this case, a STOP condition is not generated on the bus, but the SMBus hardware behaves as if a STOP condition has been received and enters the "not addressed" slave receiver mode. Note that this simulated STOP will not cause the bus to appear free to SMBus0. The bus will remain occupied until a STOP appears on the bus or a Bus Free Timeout occurs. Hardware automatically clears the STO flag to logic 0 when a STOP condition is detected on the bus.

The Serial Interrupt flag (SI, SMB0CN.3) is set to logic 1 by hardware when the SMBus0 interface enters one of 27 possible states. If interrupts are enabled for the SMBus0 interface, an interrupt request is generated when the SI flag is set. The SI flag must be cleared by software.

Important Note: If SI is set to logic 1 while the SCL line is low, the clock-low period of the serial clock will be stretched and the serial transfer is suspended until SI is cleared to logic 0 . A high level on SCL is not affected by the setting of the SI flag.

The Assert Acknowledge flag (AA, SMBOCN.2) is used to set the level of the SDA line during the acknowledge clock cycle on the SCL line. Setting the AA flag to logic 1 will cause an ACK (low level on SDA) to be sent during the acknowledge cycle if the device has been addressed. Setting the AA flag to logic 0 will cause a NACK (high level on SDA) to be sent during acknowledge cycle. After the transmission of a byte in slave mode, the slave can be temporarily removed from the bus by clearing the AA flag. The slave's own address and general call address will be ignored. To resume operation on the bus, the AA flag must be reset to logic 1 to allow the slave's address to be recognized.

## C8051F060/1/2/3/4/5/6/7

Setting the SMBus0 Free Timer Enable bit (FTE, SMBOCN.1) to logic 1 enables the timer in SMB0CR. When SCL goes high, the timer in SMB0CR counts up. A timer overflow indicates a free bus timeout: if SMBus0 is waiting to generate a START, it will do so after this timeout. The bus free period should be less than $50 \mu \mathrm{~s}$ (see Figure 20.9, SMBus0 Clock Rate Register).

When the TOE bit in SMBOCN is set to logic 1, Timer 4 is used to detect SCL low timeouts. If Timer 4 is enabled (see Section "24.2. Timer 2, Timer 3, and Timer 4" on page 295), Timer 4 is forced to reload when SCL is high, and forced to count when SCL is low. With Timer 4 enabled and configured to overflow after

## C8051F060/1/2/3/4/5/6/7

25 ms (and TOE set), a Timer 4 overflow indicates a SCL low timeout; the Timer 4 interrupt service routine can then be used to reset SMBus0 communication in the event of an SCL low timeout.

Figure 20.8. SMB0CN: SMBus0 Control Register


## C8051F060/1/2/3/4/5/6/7

### 20.4.2. Clock Rate Register

Figure 20.9. SMBOCR: SMBus0 Clock Rate Register


Bits7-0: SMB0CR.[7:0]: SMBus0 Clock Rate Preset.
The SMBOCR Clock Rate register controls the frequency of the serial clock SCL in master mode. The 8-bit word stored in the SMB0CR Register preloads a dedicated 8-bit timer. The timer counts up, and when it rolls over to $0 \times 00$, the SCL logic state toggles.

The SMBOCR setting should be bounded by the following equation, where SMBOCR is the unsigned 8-bit value in register SMBOCR, and SYSCLK is the system clock frequency in Hz :

$$
S M B 0 C R<\left((288-0.85 \cdot \operatorname{SYSCLK}) /\left(1.125 \cdot 10^{6}\right)\right)
$$

The resulting SCL signal high and low times are given by the following equations:

$$
\begin{gathered}
T_{L O W}=(256-S M B 0 C R) / S Y S C L K \\
T_{H I G H} \cong(258-S M B 0 C R) / S Y S C L K+625 \mathrm{~ns}
\end{gathered}
$$

Using the same value of SMBOCR from above, the Bus Free Timeout period is given in the following equation:

$$
T_{B F T} \cong 10 \times \frac{(256-S M B 0 C R)+1}{S Y S C L K}
$$

## C8051F060/1/2/3/4/5/6/7

### 20.4.3. Data Register

The SMBus0 Data register SMBODAT holds a byte of serial data to be transmitted or one that has just been received. Software can read or write to this register while the SI flag is set to logic 1 ; software should not attempt to access the SMBODAT register when the SMBus is enabled and the SI flag reads logic 0 since the hardware may be in the process of shifting a byte of data in or out of the register.

Data in SMBODAT is always shifted out MSB first. After a byte has been received, the first bit of received data is located at the MSB of SMBODAT. While data is being shifted out, data on the bus is simultaneously being shifted in. Therefore, SMBODAT always contains the last data byte present on the bus. In the event of lost arbitration, the transition from master transmitter to slave receiver is made with the correct data in SMBODAT.

Figure 20.10. SMBODAT: SMBus0 Data Register


### 20.4.4. Address Register

The SMBOADR Address register holds the slave address for the SMBus0 interface. In slave mode, the seven most-significant bits hold the 7 -bit slave address. The least significant bit (Bit0) is used to enable the recognition of the general call address ( $0 \times 00$ ). If Bit0 is set to logic 1 , the general call address will be recognized. Otherwise, the general call address is ignored. The contents of this register are ignored when

## C8051F060/1/2/3/4/5/6/7

SMBus0 is operating in master mode.
Figure 20.11. SMBOADR: SMBus0 Address Register


### 20.4.5. Status Register

The SMBOSTA Status register holds an 8-bit status code indicating the current state of the SMBus0 interface. There are 28 possible SMBus0 states, each with a corresponding unique status code. The five most significant bits of the status code vary while the three least-significant bits of a valid status code are fixed at zero when $\mathrm{SI}=$ ' 1 '. Therefore, all possible status codes are multiples of eight. This facilitates the use of status codes in software as an index used to branch to appropriate service routines (allowing 8 bytes of code to service the state or jump to a more extensive service routine).

For the purposes of user software, the contents of the SMBOSTA register is only defined when the SI flag is logic 1. Software should never write to the SMBOSTA register; doing so will yield indeterminate results. The

## C8051F060/1/2/3/4/5/6/7

28 SMBus0 states, along with their corresponding status codes, are given in Table 1.1.

Figure 20.12. SMB0STA: SMBus0 Status Register

| R/W |  |  |  |  |  |  |  |  | R/W |  | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STA7 | STA6 | STA5 | STA4 | STA3 | STA2 | STA1 | STA0 | 11111000 |  |  |  |  |  |  |  |  |  |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 <br> SFR Address: 0xC1 |  |  |  |  |  |  |  |  |  |  |

Bits7-3: STA7-STA3: SMBus0 Status Code.
These bits contain the SMBus0 Status Code. There are 28 possible status codes; each status code corresponds to a single SMBus state. A valid status code is present in SMBOSTA when the SI flag (SMBOCN.3) is set to logic 1. The content of SMBOSTA is not defined when the SI flag is logic 0 . Writing to the SMBOSTA register at any time will yield indeterminate results.

Bits2-0: STA2-STAO: The three least significant bits of SMBOSTA are always read as logic 0 when the SI flag is logic 1 .

## C8051F060/1/2/3/4/5/6/7

Table 20.1. SMB0STA Status Codes and States

| Mode | Status Code | SMBus State | Typical Action |
| :---: | :---: | :---: | :---: |
| $\underset{\Sigma}{\Sigma} \underset{\Sigma}{\underline{Y}}$ | 0x08 | START condition transmitted. | Load SMBODAT with Slave Address + R/W. Clear STA. |
|  | 0x10 | Repeated START condition transmitted. | Load SMBODAT with Slave Address + R/W. Clear STA. |
|  | 0x18 | Slave Address + W transmitted. ACK received. | Load SMBODAT with data to be transmitted. |
|  | 0×20 | Slave Address + W transmitted. NACK received. | Acknowledge poll to retry. Set STO + STA. |
|  | 0x28 | Data byte transmitted. ACK received. | 1) Load SMBODAT with next byte, OR <br> 2) Set STO, OR <br> 3) Clear STO then set STA for repeated START. |
|  | 0x30 | Data byte transmitted. NACK received. | 1) Retry transfer OR <br> 2) Set STO. |
|  | $0 \times 38$ | Arbitration Lost. | Save current data. |
|  | 0x40 | Slave Address + R transmitted. ACK received. | If only receiving one byte, clear AA (send NACK after received byte). Wait for received data. |
|  | 0x48 | Slave Address + R transmitted. NACK received. | Acknowledge poll to retry. Set STO + STA. |
|  | 0x50 | Data byte received. ACK transmitted. | Read SMBODAT. Wait for next byte. If next byte is last byte, clear AA. |
|  | 0x58 | Data byte received. NACK transmitted. | Set STO. |

## C8051F060/1/2/3/4/5/6/7

Table 20.1. SMBOSTA Status Codes and States

| Mode | Status Code | SMBus State | Typical Action |
| :---: | :---: | :---: | :---: |
|  | $0 \times 60$ | Own slave address + W received. ACK transmitted. | Wait for data. |
|  | 0x68 | Arbitration lost in sending SLA + R/W as master. Own address + W received. ACK transmitted. | Save current data for retry when bus is free. Wait for data. |
|  | $0 \times 70$ | General call address received. ACK transmitted. | Wait for data. |
|  | $0 \times 78$ | Arbitration lost in sending SLA + R/W as master. General call address received. ACK transmitted. | Save current data for retry when bus is free. |
|  | 0x80 | Data byte received. ACK transmitted. | Read SMBODAT. Wait for next byte or STOP. |
|  | 0x88 | Data byte received. NACK transmitted. | Set STO to reset SMBus. |
|  | $0 \times 90$ | Data byte received after general call address. ACK transmitted. | Read SMBODAT. Wait for next byte or STOP. |
|  | $0 \times 98$ | Data byte received after general call address. NACK transmitted. | Set STO to reset SMBus. |
|  | 0xA0 | STOP or repeated START received. | No action necessary. |
|  | 0xA8 | Own address + R received. ACK transmitted. | Load SMBODAT with data to transmit. |
|  | 0xB0 | Arbitration lost in transmitting SLA + R/W as master. Own address + R received. ACK transmitted. | Save current data for retry when bus is free. Load SMB0DAT with data to transmit. |
|  | $0 \times B 8$ | Data byte transmitted. ACK received. | Load SMBODAT with data to transmit. |
|  | 0xC0 | Data byte transmitted. NACK received. | Wait for STOP. |
|  | 0xC8 | Last data byte transmitted (AA=0). ACK received. | Set STO to reset SMBus. |
| $\frac{\text { ® }}{\text { ® }}$ | $0 \times D 0$ | SCL Clock High Timer per SMB0CR timed out | Set STO to reset SMBus. |
|  | $0 \times 00$ | Bus Error (illegal START or STOP) | Set STO to reset SMBus. |
|  | 0xF8 | Idle | State does not set SI. |

C8051F060/1/2/3/4/5/6/7

## C8051F060/1/2/3/4/5/6/7

## 21. Enhanced Serial Peripheral Interface (SPIO)

The Enhanced Serial Peripheral Interface (SPIO) provides access to a flexible, full-duplex synchronous serial bus. SPIO can operate as a master or slave device in both 3-wire or 4-wire modes, and supports multiple masters and slaves on a single SPI bus. The slave-select (NSS) signal can be configured as an input to select SPIO in slave mode, or to disable Master Mode operation in a multi-master environment, avoiding contention on the SPI bus when more than one master attempts simultaneous data transfers. NSS can also be configured as a chip-select output in master mode, or disabled for 3-wire operation. Additional general purpose port I/O pins can be used to select multiple slave devices in master mode.

Figure 21.1. SPI Block Diagram


## C8051F060/1/2/3/4/5/6/7

### 21.1. Signal Descriptions

The four signals used by SPIO (MOSI, MISO, SCK, NSS) are described below.

### 21.1.1. Master Out, Slave In (MOSI)

The master-out, slave-in (MOSI) signal is an output from a master device and an input to slave devices. It is used to serially transfer data from the master to the slave. This signal is an output when SPIO is operating as a master and an input when SPIO is operating as a slave. Data is transferred most-significant bit first. When configured as a master, MOSI is driven by the MSB of the shift register in both 3 - and 4 -wire mode.

### 21.1.2. Master In, Slave Out (MISO)

The master-in, slave-out (MISO) signal is an output from a slave device and an input to the master device. It is used to serially transfer data from the slave to the master. This signal is an input when SPIO is operating as a master and an output when SPIO is operating as a slave. Data is transferred most-significant bit first. The MISO pin is placed in a high-impedance state when the SPI module is disabled and when the SPI operates in 4 -wire mode as a slave that is not selected. When acting as a slave in 3 -wire mode, MISO is always driven by the MSB of the shift register.

### 21.1.3. Serial Clock (SCK)

The serial clock (SCK) signal is an output from the master device and an input to slave devices. It is used to synchronize the transfer of data between the master and slave on the MOSI and MISO lines. SPIO generates this signal when operating as a master. The SCK signal is ignored by a SPI slave when the slave is not selected (NSS =1) in 4-wire slave mode.

### 21.1.4. Slave Select (NSS)

The function of the slave-select (NSS) signal is dependent on the setting of the NSSMD1 and NSSMDO bits in the SPIOCN register. There are three possible modes that can be selected with these bits:

1. NSSMD[1:0] $=00: 3$-Wire Master or 3 -Wire Slave Mode: SPIO operates in 3 -wire mode, and NSS is disabled, When operating as a slave device, SPIO is always selected in 3 -wire mode. Since no select signal is present, SPIO must be the only slave on the bus in 3 -wire mode. This is intended for point-to-point communication between a master and one slave.
2. NSSMD[1:0] = 01: 4-Wire Slave or Multi-Master Mode: SPIO operates in 4 -wire mode, and NSS is enabled as an input. When operating as a slave, NSS selects the SPIO device. When operating as a master, a 1-to-0 transition of the NSS signal disables the master function of SPIO so that multiple master devices can be used on the same SPI bus.
3. NSSMD[1:0] = 1x: 4 -Wire Master Mode: SPIO operates in 4 -wire mode, and NSS is enabled as an output. The setting of NSSMDO determines what logic level the NSS pin will output. This configuration should only be used when operating SPIO as a master device.

See Figure 21.2, Figure 21.3, and Figure 21.4 for typical connection diagrams of the various operational modes. Note that the setting of NSSMD bits affects the pinout of the device. When in 3 -wire master or 3 -wire slave mode, the NSS pin will not be mapped by the crossbar. In all other modes, the NSS signal will be mapped to a pin on the device. See Section "18. Port Input/Output" on page 203 for general purpose port I/O and crossbar information.

## C8051F060/1/2/3/4/5/6/7

### 21.2. SPIO Master Mode Operation

A SPI master device initiates all data transfers on a SPI bus. SPIO is placed in master mode by setting the Master Enable flag (MSTEN, SPIOCN.6). Writing a byte of data to the SPIO data register (SPIODAT) when in master mode writes to the transmit buffer. If the SPI shift register is empty, the byte in the transmit buffer is moved to the shift register, and a data transfer begins. The SPIO master immediately shifts out the data serially on the MOSI line while providing the serial clock on SCK. The SPIF (SPIOCN.7) flag is set to logic 1 at the end of the transfer. If interrupts are enabled, an interrupt request is generated when the SPIF flag is set. While the SPIO master transfers data to a slave on the MOSI line, the addressed SPI slave device simultaneously transfers the contents of its shift register to the SPI master on the MISO line in a full-duplex operation. Therefore, the SPIF flag serves as both a transmit-complete and receive-data-ready flag. The data byte received from the slave is transferred MSB-first into the master's shift register. When a byte is fully shifted into the register, it is moved to the receive buffer where it can be read by the processor by reading SPIODAT.

When configured as a master, SPIO can operate in one of three different modes: multi-master mode, 3-wire single-master mode, and 4-wire single-master mode. The default, multi-master mode is active when NSSMD1 (SPIOCN.3) $=0$ and NSSMD0 (SPIOCN.2) $=1$. In this mode, NSS is an input to the device, and is used to disable the master SPIO when another master is accessing the bus. When NSS is pulled low in this mode, MSTEN (SPIOCN.6) and SPIEN (SPIOCN.0) are set to 0 to disable the SPI master device, and a Mode Fault is generated (MODF, SPIOCN. 5 = 1). Mode Fault will generate an interrupt if enabled. SPIO must be manually re-enabled in software under these circumstances. In multi-master systems, devices will typically default to being slave devices while they are not acting as the system master device. In multi-master mode, slave devices can be addressed individually (if needed) using general-purpose l/O pins. Figure 21.2 shows a connection diagram between two master devices in multiple-master mode.

3-wire single-master mode is active when NSSMD1 (SPIOCN.3) $=0$ and NSSMDO (SPIOCN.2) $=0$. In this mode, NSS is not used, and is not mapped to an external port pin through the crossbar. Any slave devices that must be addressed in this mode should be selected using general-purpose I/O pins. Figure 21.3 shows a connection diagram between a master device in 3-wire master mode and a slave device.

4-wire single-master mode is active when NSSMD1 (SPIOCN.3) $=1$. In this mode, NSS is configured as an output pin, and can be used as a slave-select signal for a single SPI device. In this mode, the output value of NSS is controlled (in software) with the bit NSSMDO (SPIOCN.2). Additional slave devices can be addressed using general-purpose $1 / O$ pins. Figure 21.4 shows a connection diagram for a master device in 4 -wire master mode and two slave devices.

## C8051F060/1/2/3/4/5/6/7

Figure 21.2. Multiple-Master Mode Connection Diagram


Figure 21.3. 3-Wire Single Master and 3-Wire Single Slave Mode Connection Diagram


Figure 21.4. 4-Wire Single Master Mode and 4-Wire Slave Mode Connection Diagram


## C8051F060/1/2/3/4/5/6/7

### 21.3. SPIO Slave Mode Operation

When SPIO is enabled and not configured as a master, it will operate as a SPI slave. As a slave, bytes are shifted in through the MOSI pin and out through the MISO pin by a master device controlling the SCK signal. A bit counter in the SPIO logic counts SCK edges. When 8 bits have been shifted through the shift register, the SPIF flag is set to logic 1, and the byte is copied into the receive buffer. Data is read from the receive buffer by reading SPIODAT. A slave device cannot initiate transfers. Data to be transferred to the master device is pre-loaded into the shift register by writing to SPIODAT. Writes to SPIODAT are doublebuffered, and are placed in the transmit buffer first. If the shift register is empty, the contents of the transmit buffer will immediately be transferred into the shift register. When the shift register already contains data, the SPI will load the shift register with the transmit buffer's contents after the last SCK edge of the next (or current) SPI transfer.

When configured as a slave, SPIO can be configured for 4-wire or 3-wire operation. The default, 4-wire slave mode, is active when NSSMD1 (SPIOCN.3) $=0$ and NSSMDO (SPIOCN.2) $=1$. In 4-wire mode, the NSS signal is routed to a port pin and configured as a digital input. SPIO is enabled when NSS is logic 0, and disabled when NSS is logic 1. The bit counter is reset on a falling edge of NSS. Note that the NSS signal must be driven low at least 2 system clocks before the first active edge of SCK for each byte transfer. Figure 21.4 shows a connection diagram between two slave devices in 4 -wire slave mode and a master device.

3 -wire slave mode is active when NSSMD1 (SPIOCN.3) $=0$ and NSSMDO (SPIOCN.2) $=0$. NSS is not used in this mode, and is not mapped to an external port pin through the crossbar. Since there is no way of uniquely addressing the device in 3-wire slave mode, SPIO must be the only slave device present on the bus. It is important to note that in 3-wire slave mode there is no external means of resetting the bit counter that determines when a full byte has been received. The bit counter can only be reset by disabling and reenabling SPIO with the SPIEN bit. Figure 21.3 shows a connection diagram between a slave device in 3wire slave mode and a master device.

### 21.4. SPIO Interrupt Sources

When SPIO interrupts are enabled, the following four flags will generate an interrupt when they are set to logic 1:

Note that all of the following bits must be cleared by software.

1. The SPI Interrupt Flag, SPIF (SPIOCN.7) is set to logic 1 at the end of each byte transfer. This flag can occur in all SPIO modes.
2. The Write Collision Flag, WCOL (SPIOCN.6) is set to logic 1 if a write to SPIODAT is attempted when the transmit buffer has not been emptied to the SPI shift register. When this occurs, the write to SPIODAT will be ignored, and the transmit buffer will not be written. This flag can occur in all SPIO modes.
3. The Mode Fault Flag MODF (SPIOCN.5) is set to logic 1 when SPIO is configured as a master, and for multi-master mode and the NSS pin is pulled low. When a Mode Fault occurs, the MSTEN and SPIEN bits in SPIOCN are set to logic 0 to disable SPIO and allow another master device to access the bus.
4. The Receive Overrun Flag RXOVRN (SPIOCN.4) is set to logic 1 when configured as a slave, and a transfer is completed and the receive buffer still holds an unread byte from a previous transfer. The new byte is not transferred to the receive buffer, allowing the previously received data byte to be read. The data byte which caused the overrun is lost.

## C8051F060/1/2/3/4/5/6/7

### 21.5. Serial Clock Timing

Four combinations of serial clock phase and polarity can be selected using the clock control bits in the SPIO Configuration Register (SPIOCFG). The CKPHA bit (SPIOCFG.5) selects one of two clock phases (edge used to latch the data). The CKPOL bit (SPIOCFG.4) selects between an active-high or active-low clock. Both master and slave devices must be configured to use the same clock phase and polarity. SPIO should be disabled (by clearing the SPIEN bit, SPIOCN.0) when changing the clock phase or polarity. The clock and data line relationships for master mode are shown in Figure 21.5. For slave mode, the clock and data relationships are shown in Figure 21.6 and Figure 21.7. Note that CKPHA must be set to ' 0 ' on both the master and slave SPI when communicating between two of the following devices: C8051F04x, C8051F06x, C8051F12x, C8051F31x, C8051F32x, and C8051F33x

The SPIO Clock Rate Register (SPIOCKR) as shown in Figure 21.10 controls the master mode serial clock frequency. This register is ignored when operating in slave mode. When the SPI is configured as a master, the maximum data transfer rate (bits/sec) is one-half the system clock frequency or 12.5 MHz , whichever is slower. When the SPI is configured as a slave, the maximum data transfer rate (bits/sec) for full-duplex operation is $1 / 10$ the system clock frequency, provided that the master issues SCK, NSS (in 4-wire slave mode), and the serial input data synchronously with the slave's system clock. If the master issues SCK, NSS, and the serial input data asynchronously, the maximum data transfer rate (bits/sec) must be less than $1 / 10$ the system clock frequency. In the special case where the master only wants to transmit data to the slave and does not need to receive data from the slave (i.e. half-duplex operation), the SPI slave can receive data at a maximum data transfer rate (bits/sec) of $1 / 4$ the system clock frequency. This is provided that the master issues SCK, NSS, and the serial input data synchronously with the slave's system clock.

Figure 21.5. Master Mode Data/Clock Timing


## C8051F060/1/2/3/4/5/6/7

Figure 21.6. Slave Mode Data/Clock Timing (CKPHA = 0)


Figure 21.7. Slave Mode Data/Clock Timing (CKPHA = 1)


## C8051F060/1/2/3/4/5/6/7

### 21.6. SPI Special Function Registers

SPIO is accessed and controlled through four special function registers in the system controller: SPIOCN Control Register, SPIODAT Data Register, SPIOCFG Configuration Register, and SPIOCKR Clock Rate Register. The four special function registers related to the operation of the SPIO Bus are described in the following figures.

Figure 21.8. SPIOCFG: SPIO Configuration Register
 sampled one SYSCLK before the end of each data bit, to provide maximum settling time for the slave device. See Table 21.1 for timing parameters.

Figure 21.9. SPIOCN: SPIO Control Register

| R/W | R/W | R/W | R/W | R/W | R/W | R | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SPIF | WCOL | MODF | RXOVRN | NSSMD1 | NSSMD0 | TXBMT | SPIEN | 00000110 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 Bit2 |  | Bit1 |  |  |
| Bit 7: | SPIF: SPIO Interrupt Flag. <br> This bit is set to logic 1 by hardware at the end of a data transfer. If interrupts are enabled, setting this bit causes the CPU to vector to the SPIO interrupt service routine. This bit is not automatically cleared by hardware. It must be cleared by software. |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
| Bit 6: | WCOL: Write Collision Flag. <br> This bit is set to logic 1 by hardware (and generates a SPIO interrupt) to indicate a write to the SPIO data register was attempted while a data transfer was in progress. It must be cleared by software. |  |  |  |  |  |  |  |
| Bit 5: | MODF: Mode Fault Flag. <br> This bit is set to logic 1 by hardware (and generates a SPIO interrupt) when a master mode collision is detected (NSS is low, MSTEN $=1$, and NSSMD[1:0] $=01$ ). This bit is not automatically cleared by hardware. It must be cleared by software. |  |  |  |  |  |  |  |
| Bit 4: | This bit is set to logic 1 by hardware (and generates a SPIO interrupt) when the receive buffer still holds unread data from a previous transfer and the last bit of the current transfer is shifted into the SPIO shift register. This bit is not automatically cleared by hardware. It must be cleared by software. |  |  |  |  |  |  |  |
| Bits 3-2: | NSSMD1-N <br> Selects be (See Sectio Slave Mod 00: 3-Wire 01: 4-Wire 1x: 4-Wire assume the | MDO: S <br> n the f <br> 21.2. S <br> peration <br> ve or 3- <br> ve or Mu <br> gle-Mas <br> lue of N | e Select wing NSS <br> Master <br> on page 25 <br> e Master <br> -Master M <br> Mode. NS <br> SMDO. | operation <br> de Opera ). <br> ode. NSS <br> de (Defau signal is | n" on pag signal is no NSS is mapped as | 253 and <br> routed to vays an output f | tion "2 <br> ort pin. t to the the devir | SPIO <br> evice. ce and will |
| Bit 1: | This bit will be set to logic 0 when new data has been written to the transmit buffer. When data in the transmit buffer is transferred to the SPI shift register, this bit will be set to logic 1, indicating that it is safe to write a new byte to the transmit buffer. |  |  |  |  |  |  |  |
| Bit 0: | SPIEN: SP This bit en 0: SPI disa 1: SPI ena | s/disable. | the SPI. |  |  |  |  |  |

## C8051F060/1/2/3/4/5/6/7

Figure 21.10. SPIOCKR: SPIO Clock Rate Register

| R/W | R/W | R/W | R/W | R/w | R/W | R/w | R/W | Reset Value 00000000 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCR7 | SCR6 | SCR5 | SCR4 | SCR3 | SCR2 | SCR1 | SCR0 |  |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |

Bits 7-0: SCR7-SCRO: SPIO Clock Rate.
These bits determine the frequency of the SCK output when the SPIO module is configured for master mode operation. The SCK clock frequency is a divided version of the system clock, and is given in the following equation, where SYSCLK is the system clock frequency and SPIOCKR is the 8-bit value held in the SPIOCKR register.
$f_{S C K}=\frac{S Y S C L K}{2 \times(S P I 0 C K R+1)}$
for 0 <= SPIOCKR <= 255
Example: If SYSCLK $=2 \mathrm{MHz}$ and SPIOCKR $=0 \times 04$,

$$
f_{S C K}=\frac{2000000}{2 \times(4+1)}
$$

$$
f_{S C K}=200 \mathrm{kHz}
$$

## C8051F060/1/2/3/4/5/6/7

Figure 21.11. SPIODAT: SPIO Data Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
| Bits 7-0: SPIODAT: SPIO Transmit and Receive Data. <br> The SPIODAT register is used to transmit and receive SPIO data. Writing data to SPIODAT places the data into the transmit buffer and initiates a transfer when in Master Mode. A read of SPIODAT returns the contents of the receive buffer. |  |  |  |  |  |  |  |  |

## C8051F060/1/2/3/4/5/6/7

Figure 21.12. SPI Master Timing (CKPHA = 0 )


Figure 21.13. SPI Master Timing (CKPHA = 1)


* SCK is shown for CKPOL $=0$. SCK is the opposite polarity for CKPOL $=1$.

Figure 21.14. SPI Slave Timing $(C K P H A=0)$


Figure 21.15. SPI Slave Timing $($ CKPHA $=1)$


* SCK is shown for CKPOL $=0$. SCK is the opposite polarity for CKPOL $=1$.


## C8051F060/1/2/3/4/5/6/7

Table 21.1. SPI Slave Timing Parameters

| Parameter | Description | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Master Mode Timing ${ }^{\dagger}$ (See Figure 21.12 and Figure 21.13) |  |  |  |  |
| $\mathrm{T}_{\text {MCKH }}$ | SCK High Time | $1^{*} \mathrm{~T}_{\text {SYSCLK }}$ |  | ns |
| $\mathrm{T}_{\text {MCKL }}$ | SCK Low Time | 1*T ${ }^{\text {SYSCLK }}$ |  | ns |
| $\mathrm{T}_{\text {mis }}$ | MISO Valid to SCK Shift Edge | $\begin{gathered} 1^{*} \mathrm{~T}_{\text {SYSCLK }}+ \\ 20 \end{gathered}$ |  | ns |
| $\mathrm{T}_{\text {MIH }}$ | SCK Shift Edge to MISO Change | 0 |  | ns |
| Slave Mode Timing ${ }^{\dagger}$ (See Figure 21.14 and Figure 21.15) |  |  |  |  |
| $\mathrm{T}_{\text {SE }}$ | NSS Falling to First SCK Edge | ${ }^{2 *}{ }^{\text {SYSSCLK }}$ |  | ns |
| $\mathrm{T}_{\text {SD }}$ | Last SCK Edge to NSS Rising | ${ }^{*}{ }^{\text {T SYSCLK }}$ |  | ns |
| $\mathrm{T}_{\text {SEZ }}$ | NSS Falling to MISO Valid | - | $4^{*}$ T $_{\text {SYSCLK }}$ | ns |
| $\mathrm{T}_{\text {SDZ }}$ | NSS Rising to MISO High-Z | - | $4^{*}{ }^{\text {SYYSCLK }}$ | ns |
| TCKH | SCK High Time | $5^{*} \mathrm{~T}_{\text {SYSCLK }}$ |  | ns |
| T ${ }_{\text {CKL }}$ | SCK Low Time | $5^{*}$ T SYSCLK $^{\text {d }}$ |  | ns |
| $\mathrm{T}_{\text {SIS }}$ | MOSI Valid to SCK Sample Edge | $2^{*}$ T SYSCLK $^{\text {d }}$ |  | ns |
| $\mathrm{T}_{\text {SIH }}$ | SCK Sample Edge to MOSI Change | ${ }^{*}$ T $_{\text {SYSCLK }}$ |  | ns |
| $\mathrm{T}_{\text {SOH }}$ | SCK Shift Edge to MISO Change |  | $4^{*}$ T $_{\text {SYSCLK }}$ | ns |
| $\mathrm{T}_{\text {SLH }}$ | Last SCK Edge to MISO Change (CKPHA = 1 ONLY) | $6^{*} \mathrm{~T}_{\text {SYSCLK }}$ | ${ }^{\text {® }}{ }^{\text {SYYSCLK }}$ | ns |
| ${ }^{\dagger} T_{\text {SYSCLK }}$ is equal to one period of the device system clock (SYSCLK). |  |  |  |  |

## C8051F060/1/2/3/4/5/6/7

## 22. UARTO

UARTO is an enhanced serial port with frame error detection and address recognition hardware. UARTO may operate in full-duplex asynchronous or half-duplex synchronous modes, and mutiproccessor communication is fully supported. Receive data is buffered in a holding register, allowing UARTO to start reception of a second incoming data byte before software has finished reading the previous data byte. A Receive Overrun bit indicates when new received data is latched into the receive buffer before the previously received byte has been read.

UART0 is accessed via its associated SFRs, Serial Control (SCONO) and Serial Data Buffer (SBUFO). The single SBUFO location provides access to both transmit and receive registers. Reading SCONO accesses the Receive register and writing SCONO accesses the Transmit register.

UARTO may be operated in polled or interrupt mode. UARTO has two sources of interrupts: a Transmit Interrupt flag, TIO (SCON0.1) set when transmission of a data byte is complete, and a Receive Interrupt flag, RIO (SCON0.0) set when reception of a data byte is complete. UART0 interrupt flags are not cleared by hardware when the CPU vectors to the interrupt service routine; they must be cleared manually by software. This allows software to determine the cause of the UARTO interrupt (transmit complete or receive complete).

Figure 22.1. UARTO Block Diagram


## C8051F060/1/2/3/4/5/6/7

### 22.1. UARTO Operational Modes

UARTO provides four operating modes (one synchronous and three asynchronous) selected by setting configuration bits in the SCONO register. These four modes offer different baud rates and communication protocols. The four modes are summarized in Table 22.1.

Table 22.1. UARTO Modes

| Mode | Synchronization | Baud Clock | Data Bits | Start/Stop Bits |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Synchronous | SYSCLK / 12 | 8 | None |
| 1 | Asynchronous | Timer 1, 2, 3, or 4 Overflow | 8 | 1 Start, 1 Stop |
| 2 | Asynchronous | SYSCLK / 32 or SYSCLK /64 | 9 | 1 Start, 1 Stop |
| 3 | Asynchronous | Timer 1, 2, 3, or 4 Overflow | 9 | 1 Start, 1 Stop |

### 22.1.1. Mode 0: Synchronous Mode

Mode 0 provides synchronous, half-duplex communication. Serial data is transmitted and received on the RXO pin. The TXO pin provides the shift clock for both transmit and receive. The MCU must be the master since it generates the shift clock for transmission in both directions (see the interconnect diagram in Figure 22.3).

Data transmission begins when an instruction writes a data byte to the SBUFO register. Eight data bits are transferred LSB first (see the timing diagram in Figure 22.2), and the TIO Transmit Interrupt Flag (SCONO.1) is set at the end of the eighth bit time. Data reception begins when the RENO Receive Enable bit (SCONO.4) is set to logic 1 and the RIO Receive Interrupt Flag (SCONO.0) is cleared. One cycle after the eighth bit is shifted in, the RIO flag is set and reception stops until software clears the RIO bit. An interrupt will occur if enabled when either TIO or RIO are set.

## C8051F060/1/2/3/4/5/6/7

The Mode 0 baud rate is SYSCLK / 12. RXO is forced to open-drain in Mode 0 , and an external pull-up will typically be required.

Figure 22.2. UARTO Mode 0 Timing Diagram

MODE 0 TRANSMIT


Figure 22.3. UARTO Mode 0 Interconnect


### 22.1.2. Mode 1: 8-Bit UART, Variable Baud Rate

Mode 1 provides standard asynchronous, full duplex communication using a total of 10 bits per data byte: one start bit, eight data bits (LSB first), and one stop bit. Data are transmitted from the TXO pin and received at the RX0 pin. On receive, the eight data bits are stored in SBUFO and the stop bit goes into RB80 (SCON0.2).

Data transmission begins when an instruction writes a data byte to the SBUF0 register. The TIO Transmit Interrupt Flag (SCON0.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the RENO Receive Enable bit (SCONO.4) is set to logic 1. After the stop bit is received, the data byte will be loaded into the SBUF0 receive register if the following conditions are met: RIO must be logic 0, and if SM20 is logic 1, the stop bit must be logic 1.

If these conditions are met, the eight bits of data is stored in SBUF0, the stop bit is stored in RB80 and the RIO flag is set. If these conditions are not met, SBUFO and RB80 will not be loaded and the RIO flag will not be set. An interrupt will occur if enabled when either TIO or RIO are set.

Figure 22.4. UARTO Mode 1 Timing Diagram


## C8051F060/1/2/3/4/5/6/7

The baud rate generated in Mode 1 is a function of timer overflow. UARTO can use Timer 1 operating in 8Bit Auto-Reload Mode, or Timer 2, 3, or 4 operating in Auto-reload Mode to generate the baud rate (note that the TX and RX clocks are selected separately). On each timer overflow event (a rollover from all ones - (0xFF for Timer 1, 0xFFFF for Timer 2, 3, or 4) - to zero) a clock is sent to the baud rate logic.

Timers 1, 2, 3, or 4 are selected as the baud rate source with bits in the SSTA0 register (see Figure 22.9). The transmit baud rate clock is selected using the SOTCLK1 and SOTCLK0 bits, and the receive baud rate clock is selected using the S0RCLK1 and S0RCLK0 bits.

When Timer 1 is selected as a baud rate source, the SMODO bit (SSTA0.4) selects whether or not to divide the Timer 1 overflow rate by two. On reset, the SMODO bit is logic 0 , thus selecting the lower speed baud rate by default. The SMODO bit affects the baud rate generated by Timer 1 as shown in Equation 22.1.

## Equation 22.1. Mode 1 Baud Rate using Timer 1

When SMODO = 0:
Mode1_BaudRate = 1/32•Timer1_OverflowRate
When SMODO = 1:
Mode1_BaudRate = 1/16•Timer1_OverflowRate

The Timer 1 overflow rate is determined by the Timer 1 clock source (T1CLK) and reload value (TH1). The frequency of T1CLK is selected as described in Section "24.1. Timer 0 and Timer 1" on page 287. The Timer 1 overflow rate is calculated as shown in Equation 22.2.

## Equation 22.2. Timer 1 Overflow Rate

Timer1_OverflowRate $=$ T1CLK $/(256-\mathrm{TH} 1)$

When Timers 2, 3, or 4 are selected as a baud rate source, the baud rate is generated as shown in Equation 22.3.

Equation 22.3. Mode 1 Baud Rate using Timer 2, 3, or 4

$$
\text { Mode1_BaudRate }=1 / 16 \cdot \text { Timer234_OverflowRate }
$$

The overflow rate for Timer 2, 3, or 4 is determined by the clock source for the timer (TnCLK) and the 16bit reload value stored in the RCAPn register ( $n=2$, 3 , or 4 ), as shown in Equation 22.4.

Equation 22.4. Timer 2, 3, or 4 Overflow Rate
Timer234_OverflowRate = TnCLK/(65536 - RCAPn)

## C8051F060/1/2/3/4/5/6/7

### 22.1.3. Mode 2: 9-Bit UART, Fixed Baud Rate

Mode 2 provides asynchronous, full-duplex communication using a total of eleven bits per data byte: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit. Mode 2 supports multiprocessor communications and hardware address recognition (see Section 22.2). On transmit, the ninth data bit is determined by the value in TB80 (SCONO.3). It can be assigned the value of the parity flag $P$ in the PSW or used in multiprocessor communications. On receive, the ninth data bit goes into RB80 (SCONO.2) and the stop bit is ignored.

Data transmission begins when an instruction writes a data byte to the SBUFO register. The TIO Transmit Interrupt Flag (SCONO.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the RENO Receive Enable bit (SCON0.4) is set to logic 1. After the stop bit is received, the data byte will be loaded into the SBUFO receive register if RIO is logic 0 and one of the following requirements are met:

1. SM 20 is logic 0
2. SM20 is logic 1, the received 9th bit is logic 1, and the received address matches the UART0 address as described in Section 22.2.

If the above conditions are satisfied, the eight bits of data are stored in SBUFO, the ninth bit is stored in RB80 and the RIO flag is set. If these conditions are not met, SBUF0 and RB80 will not be loaded and the RIO flag will not be set. An interrupt will occur if enabled when either TIO or RIO are set.

The baud rate in Mode 2 is either SYSCLK / 32 or SYSCLK / 64, according to the value of the SMODO bit in register SSTAO.

Equation 22.5. Mode 2 Baud Rate

$$
\text { BaudRate }=2^{\text {SMOD0 }} \times\left(\frac{\text { SYSCLK }}{64}\right)
$$

Figure 22.5.UARTO Modes 2 and 3 Timing Diagram


## C8051F060/1/2/3/4/5/6/7

Figure 22.6. UARTO Modes 1, 2, and 3 Interconnect Diagram


### 22.1.4. Mode 3: 9-Bit UART, Variable Baud Rate

Mode 3 uses the Mode 2 transmission protocol with the Mode 1 baud rate generation. Mode 3 operation transmits 11 bits: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit. The baud rate is derived from Timer 1 or Timer 2, 3, or 4 overflows, as defined by Equation 22.1 and Equation 22.3. Multiprocessor communications and hardware address recognition are supported, as described in Section 22.2.

## C8051F060/1/2/3/4/5/6/7

### 22.2. Multiprocessor Communications

Modes 2 and 3 support multiprocessor communication between a master processor and one or more slave processors by special use of the ninth data bit and the built-in UART0 address recognition hardware. When a master processor wants to transmit to one or more slaves, it first sends an address byte to select the target(s). An address byte differs from a data byte in that its ninth bit is logic 1 ; in a data byte, the ninth bit is always set to logic 0. UART0 will recognize as "valid" (i.e., capable of causing an interrupt) two types of addresses: (1) a masked address and (2) a broadcast address at any given time. Both are described below.

### 22.2.1. Configuration of a Masked Address

The UARTO address is configured via two SFRs: SADDRO (Serial Address) and SADENO (Serial Address Enable). SADENO sets the bit mask for the address held in SADDRO: bits set to logic 1 in SADENO correspond to bits in SADDR0 that are checked against the received address byte; bits set to logic 0 in SADEN0 correspond to "don't care" bits in SADDR0.


Setting the SM20 bit (SCON0.5) configures UART0 such that when a stop bit is received, UART0 will generate an interrupt only if the ninth bit is logic $1($ RB80 = ' 1 ') and the received data byte matches the UART0 slave address. Following the received address interrupt, the slave will clear its SM20 bit to enable interrupts on the reception of the following data byte(s). Once the entire message is received, the addressed slave resets its SM20 bit to ignore all transmissions until it receives the next address byte. While SM20 is logic 1, UART0 ignores all bytes that do not match the UART0 address and include a ninth bit that is logic 1.

### 22.2.2. Broadcast Addressing

Multiple addresses can be assigned to a single slave and/or a single address can be assigned to multiple slaves, thereby enabling "broadcast" transmissions to more than one slave simultaneously. The broadcast address is the logical OR of registers SADDR0 and SADEN0, and '0's of the result are treated as "don't cares". Typically a broadcast address of 0xFF (hexadecimal) is acknowledged by all slaves, assuming "don't care" bits as ' 1 's. The master processor can be configured to receive all transmissions or a protocol can be implemented such that the master/slave role is temporarily reversed to enable half-duplex transmission between the original master and slave(s)..

| Example 4, SLAVE \#1 |  | Example 5, SLAVE \#2 |  | Example 6, SLAVE \#3 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SADDRO | = 00110101 | SADDR0 | = 00110101 | SADDR0 | = 00110101 |
| SADENO | $=00001111$ | SADEN0 | = 11110011 | SADENO | $=11000000$ |
| Broadcast Address | $=00111111$ | Broadcast Address | $=11110111$ | Broadcast Address | = 11110101 |

Where all ZEROES in the Broadcast address are don't cares.

Note in the above examples 4, 5, and 6, each slave would recognize as "valid" an address of 0xFF as a broadcast address. Also note that examples 4, 5, and 6 uses the same SADDR0 and SADEN0 register values as shown in the examples 1,2 , and 3 respectively (slaves $\# 1,2$, and 3 ). Thus, a master could address each slave device individually using a masked address, and also broadcast to all three slave devices. For example, if a Master were to send an address "11110101", only slave \#1 would recognize the

## C8051F060/1/2/3/4/5/6/7

address as valid. If a master were to then send an address of "11111111", all three slave devices would recognize the address as a valid broadcast address.

Figure 22.7. UART Multi-Processor Mode Interconnect Diagram


### 22.3. Frame and Transmission Error Detection

## All Modes:

The Transmit Collision bit (TXCOLO bit in register SCONO) reads ' 1 ' if user software writes data to the SBUFO register while a transmit is in progress. Note that the TXCOLO bit is also used as the SM20 bit when written by user software. This bit does not generate an interrupt.

## Modes 1, 2, and 3:

The Receive Overrun bit (RXOV0 in register SCONO) reads ' 1 ' if a new data byte is latched into the receive buffer before software has read the previous byte. Note that the RXOV0 bit is also used as the SM10 bit when written by user software. The Frame Error bit (FEO in register SSTA0) reads ' 1 ' if an invalid (low) STOP bit is detected. Note that the FEO bit is also used as the SMOO bit when written by user software. The RXOVO and FEO bits do not generate interrupts.

## C8051F060/1/2/3/4/5/6/7

Table 22.2. Oscillator Frequencies for Standard Baud Rates

| Oscillator frequency (MHz) | Divide Factor | Timer 1 Reload Value* | Timer 2, 3, or 4 Reload Value | Resulting Baud Rate (Hz)** |
| :---: | :---: | :---: | :---: | :---: |
| 24.0 | 208 | 0xF3 | 0xFFFF3 | 115200 (115384) |
| 22.1184 | 192 | 0xF4 | 0xFFFF4 | 115200 |
| 18.432 | 160 | 0xF6 | 0xFFFF6 | 115200 |
| 11.0592 | 96 | 0xFA | 0xFFFA | 115200 |
| 3.6864 | 32 | 0xFE | 0xFFFFE | 115200 |
| 1.8432 | 16 | 0xFF | 0xFFFF | 115200 |
| 24.0 | 832 | 0xCC | 0xFFCCC | 28800 (28846) |
| 22.1184 | 768 | 0xD0 | 0xFFD0 | - 28800 |
| 18.432 | 640 | 0xD8 | 0xFFD8 | (1) 28800 |
| 11.0592 | 348 | 0xE8 | 0xFFE8 | 28800 |
| 3.6864 | 128 | 0xF8 | 0xFFFF8 | 28800 |
| 1.8432 | 64 | 0xFC | 0xFFFFC | 28800 |
| 24.0 | 2496 | 0x64 | 0xFF64 | 9600 (9615) |
| 22.1184 | 2304 | 0x70 | 0xFF70 | 9600 |
| 18.432 | 1920 | 0x88 | 0xFF888 | 9600 |
| 11.0592 | 1152 | 0xB8 | 0xFFB8 | 9600 |
| 3.6864 | 384 | 0xE8 | 0xFFE8 | 9600 |
| 1.8432 | 192 | 0xF4 | 0xFFFF4 | 9600 |

* Assumes SMOD0=1 and T1M=1.
** Numbers in parenthesis show the actual baud rate.


## C8051F060/1/2/3/4/5/6/7

Figure 22.8. SCONO: UARTO Control Register


Reading these bits returns the current UARTO mode as defined above.
Bit5: SM20: Multiprocessor Communication Enable.
The function of this bit is dependent on the Serial Port Operation Mode.
Mode 0: No effect.
Mode 1: Checks for valid stop bit.
0 : Logic level of stop bit is ignored.
1: RIO will only be activated if stop bit is logic level 1 .
Mode 2 and 3: Multiprocessor Communications Enable.
0 : Logic level of ninth bit is ignored.
1: RIO is set and an interrupt is generated only when the ninth bit is logic 1 and the received address matches the UARTO address or the broadcast address.
Bit4: RENO: Receive Enable.
This bit enables/disables the UARTO receiver.
0 : UARTO reception disabled.
1: UARTO reception enabled.
Bit3: TB80: Ninth Transmission Bit.
The logic level of this bit will be assigned to the ninth transmission bit in Modes 2 and 3 . It is not used in Modes 0 and 1. Set or cleared by software as required.
Bit2: RB80: Ninth Receive Bit.
The bit is assigned the logic level of the ninth bit received in Modes 2 and 3. In Mode 1, if SM20 is logic 0, RB80 is assigned the logic level of the received stop bit. RB8 is not used in Mode 0.
Bit1: TIO: Transmit Interrupt Flag.
Set by hardware when a byte of data has been transmitted by UARTO (after the 8th bit in Mode 0 , or at the beginning of the stop bit in other modes). When the UARTO interrupt is enabled, setting this bit causes the CPU to vector to the UARTO interrupt service routine. This bit must be cleared manually by software.
Bit0: RIO: Receive Interrupt Flag.
Set by hardware when a byte of data has been received by UART0 (as selected by the SM20 bit). When the UARTO interrupt is enabled, setting this bit causes the CPU to vector to the UARTO interrupt service routine. This bit must be cleared manually by software.

## C8051F060/1/2/3/4/5/6/7

Figure 22.9. SSTAO: UARTO Status and Clock Selection Register

${ }^{\dagger}$ Note: FEO, RXOV0, and TXCOLO are flags only, and no interrupt is generated by these conditions.

## C8051F060/1/2/3/4/5/6/7

Figure 22.10. SBUF0: UARTO Data Buffer Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
| Bits7-0: | SBUF0.[7:0]: UART0 Buffer Bits 7-0 (MSB-LSB). |  |  |  |  |  |  |  |
|  | This is actually two registers; a transmit and a receive buffer register. When data is moved to |  |  |  |  |  |  |  |
|  | SBUF0, it goes to the transmit buffer and is held for serial transmission. Moving a byte to |  |  |  |  |  |  |  |
|  | SBUFO is what initiates the transmission. When data is moved from SBUFO, it comes from |  |  |  |  |  |  |  |

Figure 22.11. SADDR0: UART0 Slave Address Register


Figure 22.12. SADEN0: UARTO Slave Address Enable Register


## C8051F060/1/2/3/4/5/6/7

## 23. UART1

UART1 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 UART. Enhanced baud rate support allows a wide range of clock sources to generate standard baud rates (details in Section "23.1. Enhanced Baud Rate Generation" on page 278). Received data buffering allows UART1 to start reception of a second incoming data byte before software has finished reading the previous data byte.

UART1 has two associated SFRs: Serial Control Register 1 (SCON1) and Serial Data Buffer 1 (SBUF1). The single SBUF1 location provides access to both transmit and receive registers. Reading SBUF1 accesses the buffered Receive register; writing SBUF1 accesses the Transmit register.

With UART1 interrupts enabled, an interrupt is generated each time a transmit is completed (TI1 is set in SCON1), or a data byte has been received (RI1 is set in SCON1). The UART1 interrupt flags are not cleared by hardware when the CPU vectors to the interrupt service routine. They must be cleared manually by software, allowing software to determine the cause of the UART1 interrupt (transmit complete or receive complete).

Figure 23.1. UART1 Block Diagram


## C8051F060/1/2/3/4/5/6/7

### 23.1. Enhanced Baud Rate Generation

The UART1 baud rate is generated by Timer 1 in 8-bit auto-reload mode. The TX clock is generated by TL1; the RX clock is generated by a copy of TL1 (shown as RX Timer in Figure 23.2), which is not useraccessible. Both TX and RX Timer overflows are divided by two to generate the TX and RX baud rates. The RX Timer runs when Timer 1 is enabled, and uses the same reload value (TH1). However, an RX Timer reload is forced when a START condition is detected on the RX pin. This allows a receive to begin any time a START is detected, independent of the TX Timer state.

Figure 23.2. UART1 Baud Rate Logic


Timer 1 should be configured for Mode 2, 8-bit auto-reload (see Section "24.1.3. Mode 2: 8-bit Counter/ Timer with Auto-Reload" on page 289). The Timer 1 reload value should be set so that overflows will occur at two times the desired baud rate. Note that Timer 1 may be clocked by one of five sources: SYSCLK, SYSCLK / 4, SYSCLK / 12, SYSCLK / 48, or the external oscillator clock / 8. For any given Timer 1 clock source, the UART1 baud rate is determined by Equation 23.1.

Equation 23.1. UART1 Baud Rate

$$
\text { UartBaudRate }=\frac{T 1_{C L K}}{(256-T 1 H)} \times \frac{1}{2}
$$

Where $T 1_{C L K}$ is the frequency of the clock supplied to Timer 1 , and $T 1 H$ is the high byte of Timer 1 (reload value). Timer 1 clock frequency is selected as described in Section "24.1. Timer 0 and Timer 1" on page 287. A quick reference for typical baud rates and system clock frequencies is given in Table 23.1 through Table 23.6. Note that the internal oscillator may still generate the system clock when the external oscillator is driving Timer 1 (see Section "24.1. Timer 0 and Timer 1" on page 287 for more details).

## C8051F060/1/2/3/4/5/6/7

### 23.2. Operational Modes

UART1 provides standard asynchronous, full duplex communication. The UART mode (8-bit or 9-bit) is selected by the S1MODE bit (SCON1.7). Typical UART connection options are shown below.

Figure 23.3. UART Interconnect Diagram


## OR



### 23.2.1. 8-Bit UART

8-Bit UART mode uses a total of 10 bits per data byte: one start bit, eight data bits (LSB first), and one stop bit. Data are transmitted LSB first from the TX1 pin and received at the RX1 pin. On receive, the eight data bits are stored in SBUF1 and the stop bit goes into RB81 (SCON1.2).

Data transmission begins when software writes a data byte to the SBUF1 register. The TI1 Transmit Interrupt Flag (SCON1.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN1 Receive Enable bit (SCON1.4) is set to logic 1. After the stop bit is received, the data byte will be loaded into the SBUF1 receive register if the following conditions are met: RI1 must be logic 0 , and if MCE1 is logic 1, the stop bit must be logic 1. In the event of a receive data overrun, the first received 8 bits are latched into the SBUF1 receive register and the following overrun data bits are lost.

If these conditions are met, the eight bits of data is stored in SBUF1, the stop bit is stored in RB81 and the RI1 flag is set. If these conditions are not met, SBUF1 and RB81 will not be loaded and the RI1 flag will not be set. An interrupt will occur if enabled when either TII or RI1 is set.

Figure 23.4. 8-Bit UART Timing Diagram


## C8051F060/1/2/3/4/5/6/7

### 23.2.2. 9-Bit UART

9-bit UART mode uses a total of eleven bits per data byte: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit. The state of the ninth transmit data bit is determined by the value in TB81 (SCON1.3), which is assigned by user software. It can be assigned the value of the parity flag (bit $P$ in register PSW) for error detection, or used in multiprocessor communications. On receive, the ninth data bit goes into RB81 (SCON1.2) and the stop bit is ignored.

Data transmission begins when an instruction writes a data byte to the SBUF1 register. The TI1 Transmit Interrupt Flag (SCON1.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN1 Receive Enable bit (SCON1.4) is set to ' 1 '. After the stop bit is received, the data byte will be loaded into the SBUF1 receive register if the following conditions are met: (1) RI1 must be logic 0 , and (2) if MCE1 is logic 1 , the 9 th bit must be logic 1 (when MCE1 is logic 0 , the state of the ninth data bit is unimportant). If these conditions are met, the eight bits of data are stored in SBUF1, the ninth bit is stored in RB81, and the RI1 flag is set to ' 1 '. If the above conditions are not met, SBUF1 and RB81 will not be loaded and the RI1 flag will not be set to ' 1 '. A UART1 interrupt will occur if enabled when either TII or RI1 is set to ' 1 '.

Figure 23.5. 9-Bit UART Timing Diagram


## C8051F060/1/2/3/4/5/6/7

### 23.3. Multiprocessor Communications

9-Bit UART mode supports multiprocessor communication between a master processor and one or more slave processors by special use of the ninth data bit. When a master processor wants to transmit to one or more slaves, it first sends an address byte to select the target(s). An address byte differs from a data byte in that its ninth bit is logic 1 ; in a data byte, the ninth bit is always set to logic 0 .

Setting the MCE1 bit (SCON.5) of a slave processor configures its UART such that when a stop bit is received, the UART will generate an interrupt only if the ninth bit is logic one (RB81 $=1$ ) signifying an address byte has been received. In the UART interrupt handler, software should compare the received address with the slave's own assigned 8-bit address. If the addresses match, the slave should clear its MCE1 bit to enable interrupts on the reception of the following data byte(s). Slaves that weren't addressed leave their MCE1 bits set and do not generate interrupts on the reception of the following data bytes, thereby ignoring the data. Once the entire message is received, the addressed slave should reset its MCE1 bit to ignore all transmissions until it receives the next address byte.

Multiple addresses can be assigned to a single slave and/or a single address can be assigned to multiple slaves, thereby enabling "broadcast" transmissions to more than one slave simultaneously. The master processor can be configured to receive all transmissions or a protocol can be implemented such that the master/slave role is temporarily reversed to enable half-duplex transmission between the original master and slave(s).

Figure 23.6. UART Multi-Processor Mode Interconnect Diagram


## C8051F060/1/2/3/4/5/6/7

Figure 23.7. SCON1: Serial Port 1 Control Register


## C8051F060/1/2/3/4/5/6/7

Figure 23.8. SBUF1: Serial (UART1) Port Data Buffer Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
| Bits7-0: | SBUF1[7:0]: Serial Data Buffer Bits 7-0 (MSB-LSB). <br> This SFR accesses two registers; a transmit shift register and a receive latch register. When data is written to SBUF1, it goes to the transmit shift register and is held for serial transmission. Writing a byte to SBUF1 is what initiates the transmission. A read of SBUF1 returns the contents of the receive latch. |  |  |  |  |  |  |  |

## C8051F060/1/2/3/4/5/6/7

Table 23.1. Timer Settings for Standard Baud Rates Using the Internal Oscillator

|  | Frequency: 24.5 MHz |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Target Baud Rate (bps) | Baud Rate \% Error | Oscilla- tor Divide Factor | Timer Clock Source | SCA1-SCA0 (pre-scale select) ${ }^{\dagger}$ | T1M ${ }^{\dagger}$ | Timer 1 Reload Value (hex) |
|  | 230400 | -0.32\% | 106 | SYSCLK | XX | 1 | 0xCB |
|  | 115200 | -0.32\% | 212 | SYSCLK | XX | 1 | $0 \times 96$ |
|  | 57600 | 0.15\% | 426 | SYSCLK | XX | 1 | 0x2B |
|  | 28800 | -0.32\% | 848 | SYSCLK / 4 | 01 | 0 | 0x96 |
|  | 14400 | 0.15\% | 1704 | SYSCLK / 12 | 00 | 0 | 0xB9 |
|  | 9600 | -0.32\% | 2544 | SYSCLK / 12 | 00 | 0 | $0 \times 96$ |
|  | 2400 | -0.32\% | 10176 | SYSCLK / 48 | 10 | 0 | $0 \times 96$ |
|  | 1200 | 0.15\% | 20448 | SYSCLK / 48 | 10 | 0 | 0x2B |

${ }^{\dagger}$ SCA1-SCA0 and T1M bit definitions can be found in Section 24.1.
Table 23.2. Timer Settings for Standard Baud Rates Using an External Oscillator

|  | Frequency: 25.0 MHz |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Target Baud Rate (bps) | Baud Rate \% Error | Oscillator Divide Factor | Timer Clock Source | SCA1-SCA0 <br> (pre-scale select) ${ }^{\dagger}$ | T1M ${ }^{\dagger}$ | Timer 1 Reload Value (hex) |
|  | 230400 | -0.47\% | 108 | SYSCLK | XX | 1 | 0xCA |
|  | 115200 | 0.45\% | 218 | SYSCLK | XX | 1 | $0 \times 93$ |
|  | 57600 | -0.01\% | 434 | SYSCLK | XX | 1 | 0x27 |
|  | 28800 | 0.45\% | 872 | SYSCLK / 4 | 01 | 0 | 0x93 |
|  | 14400 | -0.01\% | 1736 | SYSCLK / 4 | 01 | 0 | $0 \times 27$ |
|  | 9600 | 0.15\% | 2608 | EXTCLK / 8 | 11 | 0 | 0x5D |
|  | 2400 | 0.45\% | 10464 | SYSCLK / 48 | 10 | 0 | $0 \times 93$ |
|  | 1200 | -0.01\% | 20832 | SYSCLK / 48 | 10 | 0 | 0x27 |
|  | 57600 | -0.47\% | 432 | EXTCLK / 8 | 11 | 0 | 0xE5 |
|  | 28800 | -0.47\% | 864 | EXTCLK / 8 | 11 | 0 | 0xCA |
|  | 14400 | 0.45\% | 1744 | EXTCLK / 8 | 11 | 0 | $0 \times 93$ |
|  | 9600 | 0.15\% | 2608 | EXTCLK / 8 | 11 | 0 | 0x5D |

## C8051F060/1/2/3/4/5/6/7

Table 23.3. Timer Settings for Standard Baud Rates Using an External Oscillator

|  | Frequency: 22.1184 MHz |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Target Baud Rate (bps) | Baud Rate \% Error |  | Timer Clock Source | SCA1-SCA0 <br> (pre-scale select) ${ }^{\dagger}$ | T1M ${ }^{\dagger}$ | Timer 1 Reload Value (hex) |
|  | 230400 | 0.00\% | 96 | SYSCLK | XX | 1 | 0xD0 |
|  | 115200 | 0.00\% | 192 | SYSCLK | XX | 1 | OxA0 |
|  | 57600 | 0.00\% | 384 | SYSCLK | XX | 1 | $0 \times 40$ |
|  | 28800 | 0.00\% | 768 | SYSCLK / 12 | 00 | 0 | 0xE0 |
|  | 14400 | 0.00\% | 1536 | SYSCLK / 12 | 00 | 0 | 0xC0 |
|  | 9600 | 0.00\% | 2304 | SYSCLK / 12 | 00 | 0 | 0xA0 |
|  | 2400 | 0.00\% | 9216 | SYSCLK / 48 | 10 | 0 | 0xA0 |
|  | 1200 | 0.00\% | 18432 | SYSCLK / 48 | 10 | 0 | 0x40 |
|  | 230400 | 0.00\% | 96 | EXTCLK / 8 | $11 \bigcirc$ | 0 | 0xFA |
|  | 115200 | 0.00\% | 192 | EXTCLK / 8 | 11 | 0 | 0xF4 |
|  | 57600 | 0.00\% | 384 | EXTCLK / 8 | 11 | 0 | 0xE8 |
|  | 28800 | 0.00\% | 768 | EXTCLK / 8 | 11 | 0 | 0xD0 |
|  | 14400 | 0.00\% | 1536 | EXTCLK/8 | 11 | 0 | 0xA0 |
|  | 9600 | 0.00\% | 2304 | EXTCLK / 8 | 11 | 0 | 0x70 |

${ }^{\dagger}$ SCA1-SCA0 and T1M bit definitions can be found in Section 24.1.
Table 23.4. Timer Settings for Standard Baud Rates Using an External Oscillator

|  | Frequency: 18.432 MHz |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Target Baud Rate (bps) | Baud Rate \% Error | Oscillator Divide Factor | Timer Clock Source | SCA1-SCA0 (pre-scale select) ${ }^{\dagger}$ | T1M ${ }^{\dagger}$ | Timer 1 Reload Value (hex) |
|  | 230400 | 0.00\% | 80 | SYSCLK | XX | 1 | 0xD8 |
|  | 115200 | 0.00\% | 160 | SYSCLK | XX | 1 | 0xB0 |
|  | 57600 | 0.00\% | 320 | SYSCLK | XX | 1 | 0x60 |
| E | 28800 | 0.00\% | 640 | SYSCLK / 4 | 01 | 0 | 0xB0 |
| - | 14400 | 0.00\% | 1280 | SYSCLK / 4 | 01 | 0 | 0x60 |
| 느짇 | 9600 | 0.00\% | 1920 | SYSCLK / 12 | 00 | 0 | 0xB0 |
| 0 ¢ | 2400 | 0.00\% | 7680 | SYSCLK / 48 | 10 | 0 | 0xB0 |
|  | 1200 | 0.00\% | 15360 | SYSCLK / 48 | 10 | 0 | 0x60 |
|  | -230400 | 0.00\% | 80 | EXTCLK / 8 | 11 | 0 | 0xFB |
|  | 115200 | 0.00\% | 160 | EXTCLK / 8 | 11 | 0 | 0xF6 |
| - 0 | 57600 | 0.00\% | 320 | EXTCLK / 8 | 11 | 0 | 0xEC |
| $\frac{\square}{\text { ¢ }}$ | 28800 | 0.00\% | 640 | EXTCLK / 8 | 11 | 0 | 0xD8 |
| U | 14400 | 0.00\% | 1280 | EXTCLK / 8 | 11 | 0 | 0xB0 |
| 的 | 9600 | 0.00\% | 1920 | EXTCLK / 8 | 11 | 0 | 0x88 |
| X = Don't care |  |  |  |  |  |  |  |
| ${ }^{\dagger}$ SCA1-SCA0 and T1M bit definitions can be found in Section 24.1. |  |  |  |  |  |  |  |

## C8051F060／1／2／3／4／5／6／7

Table 23．5．Timer Settings for Standard Baud Rates Using an External Oscillator

|  | Frequency： 11.0592 MHz |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Target Baud Rate （bps） | Baud Rate \％Error | Oscilla－ tor Divide Factor | Timer Clock Source | $\begin{gathered} \hline \text { SCA1-SCA0 } \\ \text { (pre-scale }_{\text {select) }}{ }^{\dagger} \end{gathered}$ | T1M ${ }^{\dagger}$ | Timer 1 Reload Value （hex） |
|  | 230400 | 0．00\％ | 48 | SYSCLK | XX | 1 | 0xE8 |
|  | 115200 | 0．00\％ | 96 | SYSCLK | XX | 1 | OxD0 |
|  | 57600 | 0．00\％ | 192 | SYSCLK | XX | 1 | OxA0 |
|  | 28800 | 0．00\％ | 384 | SYSCLK | XX | 1 | 0x40 |
|  | 14400 | 0．00\％ | 768 | SYSCLK／ 12 | 00 | 0 | 0xE0 |
|  | 9600 | 0．00\％ | 1152 | SYSCLK／ 12 | 00 | 0 | 0xD0 |
|  | 2400 | 0．00\％ | 4608 | SYSCLK／ 12 | 00 | 0 | 0x40 |
|  | 1200 | 0．00\％ | 9216 | SYSCLK／ 48 | 10 | 0 | 0xA0 |
|  | 230400 | 0．00\％ | 48 | EXTCLK／ 8 | $11 \bigcirc$ | 0 | 0xFD |
|  | 115200 | 0．00\％ | 96 | EXTCLK／ 8 | 11 | 0 | 0xFA |
|  | 57600 | 0．00\％ | 192 | EXTCLK／ 8 | 11 | 0 | 0xF4 |
|  | 28800 | 0．00\％ | 384 | EXTCLK／ 8 | 11 | 0 | 0xE8 |
|  | 14400 | 0．00\％ | 768 | EXTCLK／8 | 11 | 0 | 0xD0 |
|  | 9600 | 0．00\％ | 1152 | EXTCLK／ 8 | 11 | 0 | 0xB8 |

${ }^{\dagger}$ SCA1－SCA0 and T1M bit definitions can be found in Section 24．1．
Table 23．6．Timer Settings for Standard Baud Rates Using an External Oscillator

|  | Frequency： 3.6864 MHz |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Target Baud Rate （bps） | Baud Rate \％Error | Oscilla－ tor Divide Factor | Timer Clock Source | SCA1－SCA0 <br> （pre－scale select）${ }^{\dagger}$ | T1M ${ }^{\dagger}$ | Timer 1 Reload Value （hex） |
|  | 230400 | 0．00\％ | 16 | SYSCLK | XX | 1 | 0xF8 |
|  | 115200 | 0．00\％ | 32 | SYSCLK | XX | 1 | 0xF0 |
|  | 57600 | 0．00\％ | 64 | SYSCLK | XX | 1 | 0xE0 |
| E ن ic | 28800 | 0．00\％ | 128 | SYSCLK | XX | 1 | 0xC0 |
| － | 14400 | 0．00\％ | 256 | SYSCLK | XX | 1 | 0x80 |
| $\frac{Y}{\square}$ | 9600 | 0．00\％ | 384 | SYSCLK | XX | 1 | 0x40 |
| へ © | 2400 | 0．00\％ | 1536 | SYSCLK／ 12 | 00 | 0 | 0xC0 |
| 心离 | 1200 | 0．00\％ | 3072 | SYSCLK／ 12 | 00 | 0 | 0x80 |
|  | － 230400 | 0．00\％ | 16 | EXTCLK／ 8 | 11 | 0 | 0xFF |
|  | 115200 | 0．00\％ | 32 | EXTCLK／ 8 | 11 | 0 | 0xFE |
| － | 57600 | 0．00\％ | 64 | EXTCLK／ 8 | 11 | 0 | 0xFC |
| 近 | 28800 | 0．00\％ | 128 | EXTCLK／ 8 | 11 | 0 | 0xF8 |
| O | 14400 | 0．00\％ | 256 | EXTCLK／ 8 | 11 | 0 | 0xF0 |
| 系 | 9600 | 0．00\％ | 384 | EXTCLK／ 8 | 11 | 0 | 0xE8 |

${ }^{\dagger}$ SCA1－SCA0 and T1M bit definitions can be found in Section 24．1．

## C8051F060/1/2/3/4/5/6/7

## 24. Timers

Each MCU includes 5 counter/timers: Timer 0 and Timer 1 are 16-bit counter/timers compatible with those found in the standard 8051 . Timer 2 , Timer 3 , and Timer 4 are 16 -bit auto-reload and capture counter/timers for use with the ADC's, DAC's, square-wave generation, or for general-purpose use. These timers can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. Timers 2,3 , and 4 are identical, and offer not only 16-bit auto-reload and capture, but have the ability to produce a $50 \%$ duty-cycle square-wave (toggle output) at an external port pin.

| Timer 0 and Timer 1 Modes: | Timer 2, 3, and 4 Modes: |
| :---: | :---: |
| 13-bit counter/timer | 16-bit counter/timer with auto-reload |
| 16-bit counter/timer | 16-bit counter/timer with capture |
| 8-bit counter/timer with auto-reload | Toggle Output |
| Two 8-bit counter/timers (Timer 0 only) |  |

Timers 0 and 1 may be clocked by one of five sources, determined by the Timer Mode Select bits (T1MTOM) and the Clock Scale bits (SCA1-SCA0). The Clock Scale bits define a pre-scaled clock by which Timer 0 and/or Timer 1 may be clocked (See Figure 24.6 for pre-scaled clock selection). Timers 0 and 1 can be configured to use either the pre-scaled clock signal or the system clock directly. Timers 2,3 , and 4 may be clocked by the system clock, the system clock divided by 12, or the external oscillator clock source divided by 8.

Timer 0 and Timer 1 may also be operated as counters. When functioning as a counter, a counter/timer register is incremented on each high-to-low transition at the selected input pin. Events with a frequency of up to one-fourth the system clock's frequency can be counted. The input signal need not be periodic, but it should be held at a given logic level for at least two full system clock cycles to ensure the level is properly sampled.

### 24.1. Timer 0 and Timer 1

Each timer is implemented as a 16-bit register accessed as two separate 8 -bit SFRs: a low byte (TLO or TL1) and a high byte (TH0 or TH1). The Counter/Timer Control register (TCON) is used to enable Timer 0 and Timer 1 as well as indicate their status. Timer 0 interrupts can be enabled by setting the ETO bit in the IE register (Section "13.3.5. Interrupt Register Descriptions" on page 154); Timer 1 interrupts can be enabled by setting the ET1 bit in the IE register (Section 13.3.5). Both counter/timers operate in one of four primary modes selected by setting the Mode Select bits T1M1-T0M0 in the Counter/Timer Mode register (TMOD). Both timers can be configured independently.

### 24.1.1. Mode 0: 13-bit Counter/Timer

Timer 0 and Timer 1 operate as 13 -bit counter/timers in Mode 0 . The following describes the configuration and operation of Timer 0 . However, both timers operate identically, and Timer 1 is configured in the same manner as described for Timer 0.

The THO register holds the eight MSBs of the 13-bit counter/timer. TLO holds the five LSBs in bit positions TLO.4-TLO.0. The three upper bits of TLO (TL0.7-TLO.5) are indeterminate and should be masked out or ignored when reading the TL0 register. As the 13-bit timer register increments and overflows from 0x1FFF (all ones) to $0 \times 0000$, the timer overflow flag TF0 (TCON.5) is set and an interrupt will occur if Timer 0 interrupts are enabled.

## C8051F060/1/2/3/4/5/6/7

The C/T0 bit (TMOD.2) selects the counter/timer's clock source. When C/T0 is set to logic 1, high-to-low transitions at the selected Timer 0 input pin (TO) increment the timer register (Refer to Section "18.1. Ports 0 through 3 and the Priority Crossbar Decoder" on page 205 for information on selecting and configuring external I/O pins). Clearing C/T selects the clock defined by the TOM bit (CKCON.3). When TOM is set, Timer 0 is clocked by the system clock. When TOM is cleared, Timer 0 is clocked by the source selected by the Clock Scale bits in CKCON (see Figure 24.6).

Setting the TRO bit (TCON.4) enables the timer when either GATEO (TMOD.3) is logic 0 or the input signal /INTO is logic-level 1. Setting GATE0 to ' 1 ' allows the timer to be controlled by the external input signal / INT0 (see Section "13.3.5. Interrupt Register Descriptions" on page 154), facilitating pulse width measurements.

| TR0 | GATE0 | IINT0 | Counter/Timer |
| :---: | :---: | :---: | :---: |
| 0 | $X$ | $X$ | Disabled |
| 1 | 0 | $X$ | Enabled |
| 1 | 1 | 0 | Disabled |
| 1 | 1 | 1 | Enabled |

Setting TRO does not force the timer to reset. The timer registers should be loaded with the desired initial value before the timer is enabled.

TL1 and TH1 form the 13-bit register for Timer 1 in the same manner as described above for TLO and TH0. Timer 1 is configured and controlled using the relevant TCON and TMOD bits just as with Timer 0. The input signal /INT1 is used with Timer 1.

Figure 24.1. TO Mode 0 Block Diagram


## C8051F060/1/2/3/4/5/6/7

### 24.1.2. Mode 1: 16 -bit Counter/Timer

Mode 1 operation is the same as Mode 0 , except that the counter/timer registers use all 16 bits. The counter/timers are enabled and configured in Mode 1 in the same manner as for Mode 0.

### 24.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload

Mode 2 configures Timer 0 or Timer 1 to operate as 8 -bit counter/timers with automatic reload of the start value. TLO holds the count and THO holds the reload value. When the counter in TLO overflows from OxFF to $0 \times 00$, the timer overflow flag TFO (TCON.5) is set and the counter in TLO is reloaded from THO. If Timer 0 interrupts are enabled, an interrupt will occur when the TFO flag is set. The reload value in THO is not changed. TLO must be initialized to the desired value before enabling the timer for the first count to be correct. When in Mode 2, Timer 1 operates identically to Timer 0.

Both counter/timers are enabled and configured in Mode 2 in the same manner as Mode 0 . Setting the TRO bit (TCON.4) enables the timer when either GATEO (TMOD.3) is logic 0 or when the input signal /INTO is low.

Figure 24.2. TO Mode 2 Block Diagram


## C8051F060/1/2/3/4/5/6/7

### 24.1.4. Mode 3: Two 8-bit Counter/Timers (Timer 0 Only)

In Mode 3, Timer 0 is configured as two separate 8 -bit counter/timers held in TLO and THO. The counter/ timer in TLO is controlled using the Timer 0 control/status bits in TCON and TMOD: TRO, C/TO, GATEO and TFO. TLO can use either the system clock or an external input signal as its timebase. The THO register is restricted to a timer function sourced by the system clock or prescaled clock. THO is enabled using the Timer 1 run control bit TR1. TH0 sets the Timer 1 overflow flag TF1 on overflow and thus controls the Timer 1 interrupt.

Timer 1 is inactive in Mode 3. When Timer 0 is operating in Mode 3, Timer 1 can be operated in Modes 0 , 1 or 2, but cannot be clocked by external signals nor set the TF1 flag and generate an interrupt. However, the Timer 1 overflow can be used to generate baud rates for the SMBus and/or UART, and/or initiate ADC conversions. While Timer 0 is operating in Mode 3, Timer 1 run control is handled through its mode settings. To run Timer 1 while Timer 0 is in Mode 3, set the Timer 1 Mode as 0, 1, or 2. To disable Timer 1, configure it for Mode 3.

Figure 24.3. TO Mode 3 Block Diagram


## C8051F060/1/2/3/4/5/6/7

Figure 24.4. TCON: Timer Control Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TF1 | TR1 | TF0 | TR0 | IE1 | IT1 | IEO | ITO | 00000000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | Bit <br> Addressable |

Bit7: TF1: Timer 1 Overflow Flag.
Set by hardware when Timer 1 overflows. This flag can be cleared by software but is automatically cleared when the CPU vectors to the Timer 1 interrupt service routine.
0 : No Timer 1 overflow detected.
1: Timer 1 has overflowed.
Bit6: TR1: Timer 1 Run Control.
0 : Timer 1 disabled.
1: Timer 1 enabled.
Bit5: TFO: Timer 0 Overflow Flag.
Set by hardware when Timer 0 overflows. This flag can be cleared by software but is automatically cleared when the CPU vectors to the Timer 0 interrupt service routine.
0: No Timer 0 overflow detected.
1: Timer 0 has overflowed.
Bit4: TR0: Timer 0 Run Control.
0 : Timer 0 disabled.
1: Timer 0 enabled.
Bit3: IE1: External Interrupt 1.
This flag is set by hardware when an edge/level of type defined by IT1 is detected. It can be cleared by software but is automatically cleared when the CPU vectors to the External Interrupt 1 service routine if $\mathrm{IT} 1=1$. This flag is the inverse of the /INT1 signal.
Bit2: IT1: Interrupt 1 Type Select.
This bit selects whether the configured /INT1 interrupt will be falling-edge sensitive or active-low.
0: /INT1 is level triggered, active-low.
1: /INT1 is edge triggered, falling-edge.
Bit1: IEO: External Interrupt 0.
This flag is set by hardware when an edge/level of type defined by ITO is detected. It can be cleared by software but is automatically cleared when the CPU vectors to the External Interrupt 0 service routine if ITO $=1$. This flag is the inverse of the /INTO signal.
Bit0: ITO: Interrupt 0 Type Select.
This bit selects whether the configured /INTO interrupt will be falling-edge sensitive or active-low.
0 : /INTO is level triggered, active logic-low.
1: /INTO is edge triggered, falling-edge.

## C8051F060/1/2/3/4/5/6/7

Figure 24.5. TMOD: Timer Mode Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value 00000000 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GATE1 | C/T1 | T1M1 | T1M0 | GATE0 | C/T0 | T0M1 | TOM0 |  |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |

Bit7: GATE1: Timer 1 Gate Control.
0: Timer 1 enabled when TR1 = 1 irrespective of /INT1 logic level.
1: Timer 1 enabled only when TR1 = 1 AND /INT1 = logic 1.
Bit6: C/T1: Counter/Timer 1 Select.
0: Timer Function: Timer 1 incremented by clock defined by T1M bit (CKCON.4).
1: Counter Function: Timer 1 incremented by high-to-low transitions on external input pin (T1).
Bits5-4: T1M1-T1M0: Timer 1 Mode Select.
These bits select the Timer 1 operation mode.

| T1M1 | T1M0 | Mode |
| :---: | :---: | :---: |
| 0 | 0 | Mode 0: 13-bit counter/timer |
| 0 | 1 | Mode 1: 16-bit counter/timer |
| 1 | 0 | Mode 2: 8-bit counter/timer with auto- <br> reload |
| 1 | 1 | Mode 3: Timer 1 inactive |

Bit3: GATE0: Timer 0 Gate Control.
0 : Timer 0 enabled when TR0 $=1$ irrespective of /INTO logic level.
1: Timer 0 enabled only when $T R 0=1$ AND /INTO $=\operatorname{logic} 1$.
Bit2: C/TO: Counter/Timer Select.
0: Timer Function: Timer 0 incremented by clock defined by TOM bit (CKCON.3).
1: Counter Function: Timer 0 incremented by high-to-low transitions on external input pin (TO).
Bits1-0: T0M1-T0M0: Timer 0 Mode Select.
These bits select the Timer 0 operation mode.

| T0M1 | T0M0 | Mode |
| :---: | :---: | :---: |
| 0 | 0 | Mode 0: 13-bit counter/timer |
| 0 | 1 | Mode 1: 16-bit counter/timer |
| 1 | 0 | Mode 2: 8-bit counter/timer with auto- <br> reload |
| 1 | 1 | Mode 3: Two 8-bit counter/timers |

## C8051F060/1/2/3/4/5/6/7

Figure 24.6. CKCON: Clock Control Register

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value 00000000 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | T1M | TOM | - | SCA1 | SCAO |  |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |

Bits7-5: UNUSED. Read $=000 \mathrm{~b}$, Write $=$ don't care.
Bit4: T1M: Timer 1 Clock Select.
This select the clock source supplied to Timer 1. T1M is ignored when C/T1 is set to logic 1.
0 : Timer 1 uses the clock defined by the prescale bits, SCA1-SCA0.
1: Timer 1 uses the system clock.
Bit3: TOM: Timer 0 Clock Select.
This bit selects the clock source supplied to Timer 0. TOM is ignored when C/TO is set to logic 1.
0 : Counter/Timer 0 uses the clock defined by the prescale bits, SCA1-SCA0.
1: Counter/Timer 0 uses the system clock.
Bit2: $\quad$ UNUSED. Read $=0 \mathrm{~b}$, Write $=$ don't care.
Bits1-0: SCA1-SCA0: Timer 0/1 Prescale Bits
These bits control the division of the clock supplied to Timer 0 and/or Timer 1 if configured to use prescaled clock inputs.

| SCA1 | SCAO | Prescaled Clock |
| :---: | :---: | :---: |
| 0 | 0 | System clock divided by 12 |
| 0 | 1 | System clock divided by 4 |
| 1 | 0 | System clock divided by 48 |
| 1 | 1 | External clock divided by $8 \dagger$ |

$\dagger$ Note: External clock divided by 8 is synchronized with the system clock, and external clock must be less than or equal to the system clock frequency to operate the timer in this mode.

## C8051F060/1/2/3/4/5/6/7

Figure 24.7. TLO: Timer 0 Low Byte

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
|  |  |  |  |  |  |  | $\begin{aligned} & \text { FR Addr } \\ & \text { SFR Pa } \end{aligned}$ | $\begin{aligned} & 0 \times 8 \mathrm{~A} \\ & 0 \end{aligned}$ |
| Bits 7-0: | $\begin{aligned} & \text { : Time } \\ & \text { TLO } \end{aligned}$ | w By $r \text { is } t$ | byte | 16-bi |  |  |  |  |

Figure 24.8. TL1: Timer 1 Low Byte


Figure 24.9. TH0: Timer 0 High Byte


Figure 24.10. TH1: Timer 1 High Byte


## C8051F060/1/2/3/4/5/6/7

### 24.2. Timer 2, Timer 3, and Timer 4

Timers 2, 3, and 4 are 16 -bit counter/timers, each formed by two 8 -bit SFRs: TMRnL (low byte) and TMRnH (high byte) where $\mathrm{n}=2,3$, and 4 for timers 2, 3, and 4 respectively. These timers feature autoreload, capture, and toggle output modes with the ability to count up or down. Capture Mode and Autoreload mode are selected using bits in the Timer 2, 3, and 4 Control registers (TMRnCN). Toggle output mode is selected using the Timer 2, 3, and 4 Configuration registers (TMRnCF). These timers may also be used to generate a square-wave at an external pin. Timers 2, 3, and 4 can use either the system clock (divided by one, two, or twelve), external clock (divided by eight) or transitions on an external input pin as its clock source. Timer 2 and 3 can be used to start an ADC Data Conversion and Timers 2, 3, and 4 can schedule DAC outputs. Timers 1, 2, 3, or 4 may be used to generate baud rates for UART 0. Only Timer 1 can be used to generate baud rates for UART 1.

The Counter/Timer Select bit C/Tn bit (TMRnCN.1) configures the peripheral as a counter or timer. Clearing C/Tn configures the Timer to be in a timer mode (i.e., the selected timer clock source as the input for the timer). When $\mathrm{C} / \mathrm{Tn}$ is set to 1 , the timer is configured as a counter (i.e., high-to-low transitions at the Tn input pin increment (or decrement) the counter/timer register. Refer to Section "18.1. Ports 0 through 3 and the Priority Crossbar Decoder" on page 205 for information on selecting and configuring external I/O pins for digital peripherals, such as the Tn pin.

Timer 2, 3, and 4 can use either SYSCLK, SYSCLK divided by 2 , SYSCLK divided by 12, an external clock divided by 8 , or high-to-low transitions on the Tn input pin as its clock source when operating in Counter/ Timer with Capture mode. Clearing the C/Tn bit (TnCON.1) selects the system clock/external clock as the input for the timer. The Timer Clock Select bits TnM0 and TnM1 in TMRnCF can be used to select the system clock undivided, system clock divided by two, system clock divided by 12, or an external clock provided at the XTAL1/XTAL2 pins divided by 8 (see Figure 24.14). When C/Tn is set to logic 1, a high-to-low transition at the Tn input pin increments the counter/timer register (i.e., configured as a counter).

### 24.2.1. Configuring Timer 2, 3, and 4 to Count Down

Timers 2, 3, and 4 have the ability to count down. When the timer's respective Decrement Enable Bit (DCENn) in the Timer Configuration Register (See Figure 24.14) is set to ' 1 ', the timer can then count up or down. When DCENn = 1, the direction of the timer's count is controlled by the TnEX pin's logic level. When TnEX = 1, the counter/timer will count up; when TnEX $=0$, the counter/timer will count down. To use this feature, TnEX must be enabled in the digital crossbar and configured as a digital input.

Note: When DCENn = 1, other functions of the TnEX input (i.e., capture and auto-reload) are not available. TnEX will only control the direction of the timer when DCENn $=1$.

## C8051F060/1/2/3/4/5/6/7

### 24.2.2. Capture Mode

In Capture Mode, Timer 2, 3, and 4 will operate as a 16 -bit counter/timer with capture facility. When the Timer External Enable bit (found in the TMRnCN register) is set to ' 1 ', a high-to-low transition on the TnEX input pin causes the 16-bit value in the associated timer (THn, TLn) to be loaded into the capture registers (RCAPnH, RCAPnL). If a capture is triggered in the counter/timer, the Timer External Flag (TMRnCN.6) will be set to ' 1 ' and an interrupt will occur if the interrupt is enabled. See Section "13.3. Interrupt Handler" on page 151 for further information concerning the configuration of interrupt sources.

As the 16-bit timer register increments and overflows TMRnH:TMRnL, the TFn Timer Overflow/Underflow Flag (TMRnCN.7) is set to ' 1 ' and an interrupt will occur if the interrupt is enabled. The timer can be configured to count down by setting the Decrement Enable Bit (TMRnCF.0) to ' 1 '. This will cause the timer to decrement with every timer clock/count event and underflow when the timer transitions from 0x0000 to $0 x F F F F$. Just as in overflows, the Overflow/Underflow Flag (TFn) will be set to '1', and an interrupt will occur if enabled.

Counter/Timer with Capture mode is selected by setting the Capture/Reload Select bit CP/RLn (TMRnCN.0) and the Timer 2, 3, and 4 Run Control bit TRn (TnCON.2) to logic 1. The Timer 2, 3, and 4 respective External Enable EXENn (TnCON.3) must also be set to logic 1 to enable a captures. If EXENn is cleared, transitions on TnEX will be ignored.

Figure 24.11. T2, 3, and 4 Capture Mode Block Diagram


## C8051F060/1/2/3/4/5/6/7

### 24.2.3. Auto-Reload Mode

In Auto-Reload Mode, the counter/timer can be configured to count up or down and cause an interrupt/flag to occur upon an overflow/underflow event. When counting up, the counter/timer will set its overflow/underflow flag (TFn) and cause an interrupt (if enabled) upon overflow/underflow, and the values in the Reload/ Capture Registers (RCAPnH and RCAPnL) are loaded into the timer and the timer is restarted. When the Timer External Enable Bit (EXENn) bit is set to ' 1 ' and the Decrement Enable Bit (DCENn) is ' 0 ', a falling edge ('1'-to-'0' transition) on the TnEX pin (configured as an input in the digital crossbar) will cause a timer reload (in addition to timer overflows causing auto-reloads). When DCENn is set to ' 1 ', the state of the TnEX pin controls whether the counter/timer counts up (increments) or down (decrements), and will not cause an auto-reload or interrupt event. See Section 24.2.1 for information concerning configuration of a timer to count down.

When counting down, the counter/timer will set its overflow/underflow flag (TFn) and cause an interrupt (if enabled) when the value in the timer (TMRnH and TMRnL registers) matches the 16-bit value in the Reload/Capture Registers (RCAPnH and RCAPnL). This is considered an underflow event, and will cause the timer to load the value 0xFFFF. The timer is automatically restarted when an underflow occurs.

Counter/Timer with Auto-Reload mode is selected by clearing the CP/RLn bit. Setting TRn to logic 1 enables and starts the timer.

In Auto-Reload Mode, the External Flag (EXFn) toggles upon every overflow or underflow and does not cause an interrupt. The EXFn flag can be thought of as the most significant bit (MSB) of a 17-bit counter.

Figure 24.12. T2, 3, and 4 Auto-reload Mode Block Diagram


## C8051F060/1/2/3/4/5/6/7

### 24.2.4. Toggle Output Mode

Timer 2, 3, and 4 have the capability to toggle the state of their respective output port pins (T2, T3, or T4) to produce a $50 \%$ duty cycle waveform output. The port pin state will change upon the overflow or underflow of the respective timer (depending on whether the timer is counting up or down). The toggle frequency is determined by the clock source of the timer and the values loaded into RCAPnH and RCAPnL. When counting DOWN, the auto-reload value for the timer is 0xFFFF, and underflow will occur when the value in the timer matches the value stored in RCAPnH:RCAPnL. When counting UP, the auto-reload value for the timer is RCAPnH:RCAPnL, and overflow will occur when the value in the timer transitions from 0xFFFF to the reload value.

To output a square wave, the timer is placed in reload mode (the Capture/Reload Select Bit in TMRnCN and the Timer/Counter Select Bit in TMRnCN are cleared to ' 0 '). The timer output is enabled by setting the Timer Output Enable Bit in TMRnCF to ' 1 '. The timer should be configured via the timer clock source and reload/underflow values such that the timer overflow/underflows at $1 / 2$ the desired output frequency. The port pin assigned by the crossbar as the timer's output pin should be configured as a digital output (see Section "18. Port Input/Output" on page 203). Setting the timer's Run Bit (TRn) to ' 1 ' will start the toggle of the pin. A Read/Write of the Timer's Toggle Output State Bit (TMRnCF.2) is used to read the state of the toggle output, or to force a value of the output. This is useful when it is desired to start the toggle of a pin in a known state, or to force the pin into a desired state when the toggle mode is halted.

## Equation 24.1. Toggle Mode Square Wave Frequency



Figure 24.13. TMRnCN: Timer 2, 3, and 4 Control Registers


## C8051F060/1/2/3/4/5/6/7

Figure 24.14. TMRnCF: Timer 2, 3, and 4 Configuration Registers


## C8051F060/1/2/3/4/5/6/7

Figure 24.15. RCAPnL: Timer 2, 3, and 4 Capture Register Low Byte


Figure 24.16. RCAPnH: Timer 2, 3, and 4 Capture Register High Byte


Figure 24.17. TMRnL: Timer 2, 3, and 4 Low Byte


## C8051F060/1/2/3/4/5/6/7

Figure 24.18. TMRnH: Timer 2, 3, and 4 High Byte


## C8051F060/1/2/3/4/5/6/7

## 25. Programmable Counter Array

The Programmable Counter Array (PCA0) provides enhanced timer functionality while requiring less CPU intervention than the standard 8051 counter/timers. PCA0 consists of a dedicated 16 -bit counter/timer and six 16-bit capture/compare modules. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the Crossbar to Port I/O when enabled (See Section "18.1. Ports 0 through 3 and the Priority Crossbar Decoder" on page 205). The counter/timer is driven by a programmable timebase that can select between six inputs as its source: system clock, system clock divided by four, system clock divided by twelve, the external oscillator clock source divided by 8, Timer 0 overflow, or an external clock signal on the ECI line. Each capture/compare module may be configured to operate independently in one of six modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, 8-Bit PWM, or 16-Bit PWM (each is described in Section 25.2). The PCA is configured and controlled through the system controller's Special Function Registers. The basic PCA block diagram is shown in Figure 25.1.

Figure 25.1. PCA Block Diagram


## C8051F060/1/2/3/4/5/6/7

### 25.1. PCA Counter/Timer

The 16-bit PCA counter/timer consists of two 8-bit SFRs: PCAOL and PCAOH. PCAOH is the high byte (MSB) of the 16 -bit counter/timer and PCAOL is the low byte (LSB). Reading PCAOL automatically latches the value of PCAOH into a "snapshot" register; the following PCAOH read accesses this "snapshot" register. Reading the PCAOL Register first guarantees an accurate reading of the entire 16-bit PCAO counter. Reading PCAOH or PCAOL does not disturb the counter operation. The CPS2-CPSO bits in the PCAOMD register select the timebase for the counter/timer as shown in Table 25.1.

When the counter/timer overflows from 0xFFFF to 0x0000, the Counter Overflow Flag (CF) in PCAOMD is set to logic 1 and an interrupt request is generated if CF interrupts are enabled. Setting the ECF bit in PCAOMD to logic 1 enables the CF flag to generate an interrupt request. The CF bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software (Note: PCAO interrupts must be globally enabled before CF interrupts are recognized. PCAO interrupts are globally enabled by setting the EA bit (IE.7) and the EPCAO bit in EIE1 to logic 1). Clearing the CIDL bit in the PCAOMD register allows the PCA to continue normal operation while the CPU is in Idle mode.

Table 25.1. PCA Timebase Input Options

| CPS2 | CPS1 | CPS0 | Timebase |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | System clock divided by 12 |
| 0 | 0 | 1 | System clock divided by 4 |
| 0 | 1 | 0 | Timer 0 overflow |
| 0 | 1 | 1 | High-to-low transitions on ECI (max rate $=$ system clock divided <br> by 4) |
| 1 | 0 | 0 | System clock |
| 1 | 0 | 1 | External oscillator source divided by 8 (synchronized with sys- <br> tem clock) |

Figure 25.2. PCA Counter/Timer Block Diagram


## C8051F060/1/2/3/4/5/6/7

### 25.2. Capture/Compare Modules

Each module can be configured to operate independently in one of six operation modes: Edge-triggered Capture, Software Timer, High Speed Output, Frequency Output, 8-Bit Pulse Width Modulator, or 16-Bit Pulse Width Modulator. Each module has Special Function Registers (SFRs) associated with it in the CIP51 system controller. These registers are used to exchange data with a module and configure the module's mode of operation.

Table 25.2 summarizes the bit settings in the PCAOCPMn registers used to select the PCAO capture/compare module's operating modes. Setting the ECCFn bit in a PCAOCPMn register enables the module's CCFn interrupt. Note: PCA0 interrupts must be globally enabled before individual CCFn interrupts are recognized. PCA0 interrupts are globally enabled by setting the EA bit (IE.7) and the EPCA0 bit (EIE1.3) to logic 1. See Figure 25.3 for details on the PCA interrupt configuration.

Table 25.2. PCAOCPM Register Settings for PCA Capture/Compare Modules

| PWM16 | ECOM | CAPP | CAPN | MAT | TOG | PWM | ECCF | Operation Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| X | X | 1 | 0 | 0 | 0 | 0 | X | Capture triggered by positive edge on <br> CEXn |
| X | X | 0 | 1 | 0 | 0 | 0 | X | Capture triggered by negative edge on <br> CEXn |
| X | X | 1 | 1 | 0 | 0 | 0 | X | Capture triggered by transition on <br> CEXn |
| X | 1 | 0 | 0 | 1 | 0 | 0 | X | Software Timer |
| X | 1 | 0 | 0 | 1 | 1 | 0 | X | High Speed Output |
| X | 1 | 0 | 0 | 0 | 1 | 1 | X | Frequency Output |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 8 -Bit Pulse Width Modulator |
| 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 16-Bit Pulse Width Modulator |
| $\mathrm{X}=$ Don't Care |  |  |  |  |  |  |  |  |

Figure 25.3. PCA Interrupt Block Diagram


## C8051F060/1/2/3/4/5/6/7

### 25.2.1. Edge-triggered Capture Mode

In this mode, a valid transition on the CEXn pin causes PCAO to capture the value of the PCAO counter/ timer and load it into the corresponding module's 16 -bit capture/compare register (PCAOCPLn and PCAOCPHn). The CAPPn and CAPNn bits in the PCAOCPMn register are used to select the type of transition that triggers the capture: low-to-high transition (positive edge), high-to-low transition (negative edge), or either transition (positive or negative edge). When a capture occurs, the Capture/Compare Flag (CCFn) in PCAOCN is set to logic 1 and an interrupt request is generated if CCF interrupts are enabled. The CCFn bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software.

Figure 25.4. PCA Capture Mode Diagram


Note: The signal at CEXn must be high or low for at least 2 system clock cycles in order to be valid.

## C8051F060/1/2/3/4/5/6/7

### 25.2.2. Software Timer (Compare) Mode

In Software Timer mode, the PCA0 counter/timer is compared to the module's 16-bit capture/compare register (PCAOCPHn and PCAOCPLn). When a match occurs, the Capture/Compare Flag (CCFn) in PCA0CN is set to logic 1 and an interrupt request is generated if CCF interrupts are enabled. The CCFn bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software. Setting the ECOMn and MATn bits in the PCAOCPMn register enables Software Timer mode.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCA0 Capture/ Compare registers, the low byte should always be written first. Writing to PCAOCPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to ' 1 '.

Figure 25.5. PCA Software Timer Mode Diagram


## C8051F060/1/2/3/4/5/6/7

### 25.2.3. High Speed Output Mode

In High Speed Output mode, a module's associated CEXn pin is toggled each time a match occurs between the PCA Counter and the module's 16-bit capture/compare register (PCAOCPHn and PCAOCPLn) Setting the TOGn, MATn, and ECOMn bits in the PCAOCPMn register enables the HighSpeed Output mode.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCAO Capture/ Compare registers, the low byte should always be written first. Writing to PCAOCPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to ' 1 '.

Figure 25.6. PCA High Speed Output Mode Diagram


## C8051F060/1/2/3/4/5/6/7

### 25.2.4. Frequency Output Mode

Frequency Output Mode produces a programmable-frequency square wave on the module's associated CEXn pin. The capture/compare module high byte holds the number of PCA clocks to count before the output is toggled. The frequency of the square wave is then defined by Equation 25.1.

Equation 25.1. Square Wave Frequency Output

$$
F_{s q r}=\frac{F_{P C A}}{2 \times P C A 0 C P H n}
$$

Note: A value of $0 \times 00$ in the PCAOCPHn register is equal to 256 for this equation.

Where $F_{P C A}$ is the frequency of the clock selected by the CPS2-0 bits in the PCA mode register, PCAOMD. The lower byte of the capture/compare module is compared to the PCAO counter low byte; on a match, CEXn is toggled and the offset held in the high byte is added to the matched value in PCAOCPLn. Frequency Output Mode is enabled by setting the ECOMn, TOGn, and PWMn bits in the PCAOCPMn register.

Important Note About Capture/Compare Registers: When writing a 16-bit value to the PCAO Capture/ Compare registers, the low byte should always be written first. Writing to PCAOCPLn clears the ECOMn bit to ' 0 '; writing to PCAOCPHn sets ECOMn to ' 1 '.

Figure 25.7. PCA Frequency Output Mode


## C8051F060/1/2/3/4/5/6/7

### 25.2.5. 8-Bit Pulse Width Modulator Mode

Each module can be used independently to generate pulse width modulated (PWM) outputs on its associated CEXn pin. The frequency of the output is dependent on the timebase for the PCAO counter/timer. The duty cycle of the PWM output signal is varied using the module's PCAOCPLn capture/compare register. When the value in the low byte of the PCAO counter/timer (PCAOL) is equal to the value in PCAOCPLn, the output on the CEXn pin will be high. When the count value in PCAOL overflows, the CEXn output will be low (see Figure 25.8). Also, when the counter/timer low byte (PCAOL) overflows from 0xFF to 0x00, PCAOCPLn is reloaded automatically with the value stored in the counter/timer's high byte (PCAOH) without software intervention. Setting the ECOMn and PWMn bits in the PCAOCPMn register enables 8-Bit Pulse Width Modulator mode. The duty cycle for 8-Bit PWM Mode is given by Equation 25.2.

Important Note About Capture/Compare Registers: When writing a 16 -bit value to the PCAO Capture/ Compare registers, the low byte should always be written first. Writing to PCAOCPLn clears the ECOMn bit to ' 0 '; writing to PCAOCPHn sets ECOMn to ' 1 '.

## Equation 25.2. 8-Bit PWM Duty Cycle

$$
\text { DutyCycle }=\frac{(256-P C A 0 C P H n)}{256}
$$

Figure 25.8. PCA 8-Bit PWM Mode Diagram


## C8051F060/1/2/3/4/5/6/7

### 25.2.6. 16-Bit Pulse Width Modulator Mode

Each PCAO module may also be operated in 16-Bit PWM mode. In this mode, the 16-bit capture/compare module defines the number of PCAO clocks for the low time of the PWM signal. When the PCAO counter matches the module contents, the output on CEXn is asserted high; when the counter overflows, CEXn is asserted low. To output a varying duty cycle, new value writes should be synchronized with PCAO CCFn match interrupts. 16-Bit PWM Mode is enabled by setting the ECOMn, PWMn, and PWM16n bits in the PCAOCPMn register. For a varying duty cycle, CCFn should also be set to logic 1 to enable match interrupts. The duty cycle for 16-Bit PWM Mode is given by Equation 25.3.

Important Note About Capture/Compare Registers: When writing a 16 -bit value to the PCAO Capture/ Compare registers, the low byte should always be written first. Writing to PCAOCPLn clears the ECOMn bit to ' 0 '; writing to PCAOCPHn sets ECOMn to ' 1 '.

Equation 25.3. 16-Bit PWM Duty Cycle

$$
\text { DutyCycle }=\frac{(65536-P C A 0 C P n)}{65536}
$$

Figure 25.9. PCA 16-Bit PWM Mode


## C8051F060/1/2/3/4/5/6/7

### 25.3. Register Descriptions for PCAO

Following are detailed descriptions of the special function registers related to the operation of PCAO.

Figure 25.10. PCA0CN: PCA Control Register


## C8051F060/1/2/3/4/5/6/7

Figure 25.11. PCAOMD: PCAO Mode Register


Bit7: CIDL: PCA0 Counter/Timer Idle Control.
Specifies PCAO behavior when CPU is in Idle Mode.
0: PCAO continues to function normally while the system controller is in Idle Mode.
1: PCAO operation is suspended while the system controller is in Idle Mode.
Bits6-4: UNUSED. Read = 000b, Write = don't care.
Bits3-1: CPS2-CPS0: PCA0 Counter/Timer Pulse Select.
These bits select the timebase source for the PCAO counter

| CPS2 | CPS1 | CPS0 | Timebase |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | System clock divided by 12 |
| 0 | 0 | 1 | System clock divided by 4 |
| 0 | 1 | 0 | Timer 0 overflow |
| 0 | 1 | 1 | High-to-low transitions on ECI (max rate = system clock <br> divided by 4) |
| 1 | 0 | 0 | System clock |
| 1 | 0 | 1 | External clock divided by 8 $\dagger$ |
| 1 | 1 | 0 | Reserved |
| 1 | 1 | 1 | Reserved |

Bit0: ECF: PCA Counter/Timer Overflow Interrupt Enable.
This bit sets the masking of the PCAO Counter/Timer Overflow (CF) interrupt.
0 : Disable the CF interrupt.
1: Enable a PCA0 Counter/Timer Overflow interrupt request when CF (PCAOCN.7) is set.
$\dagger$ Note: External clock divided by 8 is synchronized with the system clock, and external clock must be less than or equal to the system clock frequency to operate in this mode.

## C8051F060/1/2/3/4/5/6/7

Figure 25.12. PCAOCPMn: PCAO Capture/Compare Mode Registers


## C8051F060/1/2/3/4/5/6/7

Figure 25.13. PCAOL: PCAO Counter/Timer Low Byte

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 |  |  |
|  |  |  |  |  |  |  | Bit0 |  |
|  |  |  |  |  |  |  | Addr | $\begin{aligned} & \text { 0xF9 } \\ & 0 \end{aligned}$ |

Bits 7-0: PCA0L: PCAO Counter/Timer Low Byte. The PCAOL register holds the low byte (LSB) of the 16-bit PCA0 Counter/Timer.

Figure 25.14. PCAOH: PCAO Counter/Timer High Byte


## C8051F060/1/2/3/4/5/6/7

Figure 25.15. PCA0CPLn: PCAO Capture Module Low Byte

| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | Reset Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | 00000000 |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |  |
| SFR Address: PCA0CPLO: 0xFB, PCA0CPL1: 0xFD, PCA0CPL2: 0xE9, PCA0CPL3: 0xEB, PCAOCPL4: 0xED, PCA0CPL5: 0xE1 |  |  |  |  |  |  |  |  |
| SFR Page: PCAOCPLO: page 0, PCAOCPL1: page 0, PCA0CPL2: page 0, PCAOCPL3: page 0, PCAOCPL4: page 0, PCAOCPL5: page 0 |  |  |  |  |  |  |  |  |
| 1 |  |  |  |  |  |  |  |  |
| Bits7-0: PCA0CPLn: PCA0 Capture Module Low Byte. <br> The PCAOCPLn register holds the low byte (LSB) of the 16-bit capture module $n$. |  |  |  |  |  |  |  |  |

Figure 25.16. PCAOCPHn: PCAO Capture Module High Byte


## C8051F060/1/2/3/4/5/6/7

## 26. JTAG (IEEE 1149.1)

Each MCU has an on-chip JTAG interface and logic to support boundary scan for production and in-system testing, Flash read/write operations, and non-intrusive in-circuit debug. The JTAG interface is fully compliant with the IEEE 1149.1 specification. Refer to this specification for detailed descriptions of the Test Interface and Boundary-Scan Architecture. Access of the JTAG Instruction Register (IR) and Data Registers (DR) are as described in the Test Access Port and Operation of the IEEE 1149.1 specification.

The JTAG interface is accessed via four dedicated pins on the MCU: TCK, TMS, TDI, and TDO.
Through the 16-bit JTAG Instruction Register (IR), any of the eight instructions shown in Figure 26.1 can be commanded. There are three DR's associated with JTAG Boundary-Scan, and four associated with Flash read/write operations on the MCU.

Figure 26.1. IR: JTAG Instruction Register


## C8051F060/1/2/3/4/5/6/7

### 26.1. Boundary Scan

The DR in the Boundary Scan path is a 126 -bit shift register for the C8051F060/2/4/6 and a 118 -bit shift register for the C8051F061/3/5/7. The Boundary DR provides control and observability of all the device pins as well as the SFR bus and Weak Pullup feature via the EXTEST and SAMPLE commands.

Table 26.1. Boundary Data Register Bit Definitions (C8051F060/2/4/6)
EXTEST provides access to both capture and update actions, while Sample only performs a capture.

| Bit | Action | Target |
| :---: | :---: | :---: |
| 0 | Capture | Reset Enable from MCU |
|  | Update | Reset Enable to /RST pin |
| 1 | Capture | Reset Input from /RST pin |
|  | Update | Not used |
| 2 | Capture | CAN RX Output Enable to pin |
|  | Update | CAN RX Output Enable to pin |
| 3 | Capture | CAN RX Input from pin |
|  | Update | CAN RX Output to pin |
| 4 | Capture | CAN TX Output Enable to pin |
|  | Update | CAN TX Output Enable to pin |
| 5 | Capture | CAN TX Input from pin |
|  | Update | CAN TX Output to pin |
| 6 | Capture | External Clock from XTAL1 pin |
|  | Update | Not used |
| 7 | Capture | Weak Pullup Enable from MCU |
|  | Update | Weak Pullup Enable to Port Pins |
| $\begin{gathered} \hline 8,10,12,14,16 \\ 18,20,22 \end{gathered}$ | Capture | P0.n output enable from MCU (e.g. Bit $8=\mathrm{P} 0.0$, Bit $10=$ P0.1, etc.) |
|  | Update | P0.n output enable to pin (e.g. Bit $8=\mathrm{P} 0.00 \mathrm{e}$, Bit $10=\mathrm{P} 0.10 \mathrm{e}$, etc.) |
| $\begin{gathered} 9,11,13,15,17 \\ 19,21,23 \end{gathered}$ | Capture | P0.n input from pin (e.g. Bit $9=$ P0.0, Bit $11=$ P0.1, etc.) |
|  | Update | P0.n output to pin (e.g. Bit $9=$ P0.0, Bit $11=$ P0.1, etc.) |
| $\begin{gathered} 24,26,28,30,32 \\ 34,36,38 \end{gathered}$ | Capture | P1.n output enable from MCU (follows P0.n numbering scheme) |
|  | Update | P1.n output enable to pin (follows P0.n numbering scheme) |
| $\begin{gathered} 25,27,29,31,33 \\ 35,37,39 \end{gathered}$ | Capture | P1.n input from pin (follows P0.n numbering scheme) |
|  | Update | P1.n output to pin (follows P0.n numbering scheme) |
| $\begin{gathered} 40,42,44,46,48 \\ 50,52,54 \end{gathered}$ | Capture | P2.n output enable from MCU (follows P0.n numbering scheme) |
|  | Update | P2.n output enable to pin (follows P0.n numbering scheme) |
| $\begin{gathered} 41,43,45,47,49 \\ 51,53,55 \end{gathered}$ | Capture | P2.n input from pin (follows P0.n numbering scheme) |
|  | Update | P2.n output to pin (follows P0.n numbering scheme) |
| $\begin{gathered} \hline 56,58,60,62,64, \\ 66,68,70 \\ \hline \end{gathered}$ | Capture | P3.n output enable from MCU (follows P0.n numbering scheme) |
|  | Update | P3.n output enable to pin (follows P0.n numbering scheme) |
| $\begin{gathered} 57,59,61,63,65, \\ 67,69,71 \end{gathered}$ | Capture | P3.n input from pin (follows P0.n numbering scheme) |
|  | Update | P3.n output to pin (follows P0.n numbering scheme) |
| $72,74,76$ | Capture | P4.5, P4.6, P4.7 (respectively) output enable from MCU |
|  | Update | P4.5, P4.6, P4.7 (respectively) output enable to pin |
| 73, 75, 77 | Capture | P4.5, P4.6, P4.7 (respectively) input from pin |
|  | Update | P4.5, P4.6, P4.7 (respectively) output to pin |
| $\begin{gathered} \hline 78,80,82,84,86 \\ 88,90,92 \end{gathered}$ | Capture | P5.n output enable from MCU (follows P0.n numbering scheme) |
|  | Update | P5.n output enable to pin (follows P0.n numbering scheme) |

## C8051F060/1/2/3/4/5/6/7

## Table 26.1. Boundary Data Register Bit Definitions (C8051F060/2/4/6) (Continued)

EXTEST provides access to both capture and update actions, while Sample only performs a capture.

| Bit | Action | Target |
| :---: | :--- | :--- |
| $79,81,83,85,87$, | Capture | P5.n input from pin (follows P0.n numbering scheme) |
| $89,91,93$ | Update | P5.n output to pin (follows P0.n numbering scheme) |
| $94,96,98,100$, | Capture | P6.n output enable from MCU (follows P0.n numbering scheme) |
| $102,104,106,108$ | Update | P6.n output enable to pin (follows P0.n numbering scheme) |
| $95,97,99,101$, | Capture | P6.n input from pin (follows P0.n numbering scheme) |
| $103,105,107,109$ | Update | P6.n output to pin (follows P0.n numbering scheme) |
| $110,112,114,116$, | Capture | P7.n output enable from MCU (follows P0.n numbering scheme) |
| $118,120,122,124$ | Update | P7.n output enable to pin (follows P0.n numbering scheme) $)$ |
| $111,113,115,117$, | Capture | P7.n input from pin (follows P0.n numbering scheme) |
| $119,121,123,125$ | Update | P7.n output to pin (follows P0.n numbering scheme) |

## C8051F060/1/2/3/4/5/6/7

Table 26.2. Boundary Data Register Bit Definitions (C8051F061/3/5/7)
EXTEST provides access to both capture and update actions, while Sample only performs a capture.

| Bit | Action | Target |
| :---: | :---: | :---: |
| 0 | Capture | Not used |
|  | Update | Not used |
| 1 | Capture | Not used |
|  | Update | Not used |
| 2 | Capture | CAN RX Output Enable to pin |
|  | Update | CAN RX Output Enable to pin |
| 3 | Capture | CAN RX Input from pin |
|  | Update | CAN RX Output to pin |
| 4 | Capture | CAN TX Output Enable to pin |
|  | Update | CAN TX Output Enable to pin |
| 5 | Capture | CAN TX Input from pin |
|  | Update | CAN TX Output to pin |
| 6 | Capture | External Clock from XTAL1 pin |
|  | Update | Not used |
| 7 | Capture | Weak Pullup Enable from MCU |
|  | Update | Weak Pullup Enable to Port Pins |
| $\begin{gathered} 8,10,12,14,16 \\ 18,20,22 \end{gathered}$ | Capture | P0.n output enable from MCU (e.g. Bit $8=$ P0.0, Bit $10=$ P0.1, etc.) |
|  | Update | P0.n output enable to pin (e.g. Bit $8=$ P0.0oe, Bit $10=$ P0.10e, etc.) |
| $\begin{gathered} 9,11,13,15,17, \\ 19,21,23 \end{gathered}$ | Capture | P0.n input from pin (e.g. Bit $9=$ P0.0, Bit $11=$ P0.1, etc.) |
|  | Update | P0.n output to pin (e.g. Bit $9=$ P0.0, Bit $11=$ P0.1, etc.) |
| $\begin{array}{\|c\|} \hline 24,26,28,30,32, \\ 34,36,38 \end{array}$ | Capture | P1.n output enable from MCU (follows P0.n numbering scheme) |
|  | Update | P1.n output enable to pin (follows P0.n numbering scheme) |
| $\begin{gathered} \hline 25,27,29,31,33, \\ 35,37,39 \end{gathered}$ | Capture | P1.n input from pin (follows P0.n numbering scheme) |
|  | Update | P1.n Output to pin (follows P0.n numbering scheme) |
| $\begin{gathered} \hline 40,42,44,46,48, \\ 50,52,54 \end{gathered}$ | Capture | P2.n output enable from MCU (follows P0.n numbering scheme) |
|  | Update | P2.n output enable to pin (follows P0.n numbering scheme) |
| $\begin{gathered} 41,43,45,47,49, \\ 51,53,55 \end{gathered}$ | Capture | P2.n input from pin (follows P0.n numbering scheme) |
|  | Update | P2.n output to pin (follows P0.n numbering scheme) |
| $\begin{array}{\|c} \hline 56,58,60,62,64 \\ 66,68,70 \end{array}$ | Capture | P3.n output enable from MCU (follows P0.n numbering scheme) |
|  | Update | P3.n output enable to pin (follows P0.n numbering scheme) |
| $\begin{gathered} 57,59,61,63,65 \\ 67,69,71 \end{gathered}$ | Capture | P3.n input from pin (follows P0.n numbering scheme) |
|  | Update | P3.n output to pin (follows P0.n numbering scheme) |
|  | Capture | Reset Enable from MCU |
|  | Update | Reset Enable to /RST pin |
| - | Capture | Reset Input from /RST pin |
|  | Update | Not used |
| $\begin{gathered} 74,76,78,80,82, \\ 84 \end{gathered}$ | Capture | P5.0, P5.1, P5.2, P5.3, P5.5, P5.7 (respectively) output enable from MCU $\dagger$ |
|  | Update | P5.0, P5.1, P5.2, P5.3, P5.5, P5.7 (respectively) output enable to pint |
| $\begin{gathered} 75,77,79,81,83 \\ 85 \end{gathered}$ | Capture | P5.0, P5.1, P5.2, P5.3, P5.5, P5.7 (respectively) input from pint |
|  | Update | P5.0, P5.1, P5.2, P5.3, P5.5, P5.7 (respectively) output to pint |
| $\begin{gathered} \hline 86,88,90,92,94 \\ 96,98,100 \end{gathered}$ | Capture | P6.n output enable from MCU (follows P0.n numbering scheme) $\dagger$ |
|  | Update | P6.n output enable to pin (follows P0.n numbering scheme) $\dagger$ |

## C8051F060/1/2/3/4/5/6/7

Table 26.2. Boundary Data Register Bit Definitions (C8051F061/3/5/7) (Continued)
EXTEST provides access to both capture and update actions, while Sample only performs a capture.

| Bit | Action | Target |
| :---: | :---: | :---: |
| $\begin{gathered} 87,89,91,93,95, \\ 97,99,101 \end{gathered}$ | Capture | P6.n input from pin (follows P0.n numbering scheme) $\dagger$ |
|  | Update | P6.n output to pin (follows P0.n numbering scheme) $\dagger$ |
| $\begin{array}{\|c} \hline 102,104,106 \\ 108,110,112,114, \\ 116 \end{array}$ | Capture | P7.n output enable from MCU (follows P0.n numbering scheme) $\dagger$ |
|  | Update | P7.n output enable to pin (follows P0.n numbering scheme) $\dagger$ |
| $\begin{gathered} 103,105,107, \\ 109,111,113,115, \\ 117 \end{gathered}$ | Capture | P7.n input from pin (follows P0.n numbering scheme) $\dagger$ |
|  | Update | P7.n output to pin (follows P0.n numbering scheme) $\dagger$ |
| $\dagger$ Not connected to pins in this device package. |  |  |

### 26.1.1. EXTEST Instruction

The EXTEST instruction is accessed via the IR. The Boundary DR provides control and observability of all the device pins as well as the Weak Pullup feature. All inputs to on-chip logic are set to logic 1.

### 26.1.2. SAMPLE Instruction

The SAMPLE instruction is accessed via the IR. The Boundary DR provides observability and presetting of the scan-path latches.

### 26.1.3. BYPASS Instruction

The BYPASS instruction is accessed via the IR. It provides access to the standard JTAG Bypass data register.

### 26.1.4. IDCODE Instruction

The IDCODE instruction is accessed via the IR. It provides access to the 32-bit Device ID register.
Figure 26.2. DEVICEID: JTAG Device ID Register


## C8051F060/1/2/3/4/5/6/7

### 26.2. Flash Programming Commands

The Flash memory can be programmed directly over the JTAG interface using the Flash Control, Flash Data, Flash Address, and Flash Scale registers. These Indirect Data Registers are accessed via the JTAG Instruction Register. Read and write operations on indirect data registers are performed by first setting the appropriate DR address in the IR register. Each read or write is then initiated by writing the appropriate Indirect Operation Code (IndOpCode) to the selected data register. Incoming commands to this register have the following format:

| 19:18 17:0 |  |
| :---: | :---: | :---: |
| IndOpCode | WriteData |

IndOpCode: These bit set the operation to perform according to the following table:

| IndOpCode | Operation |
| :---: | :---: |
| $0 x$ | Poll |
| 10 | Read |
| 11 | Write |

The Poll operation is used to check the Busy bit as described below. Although a Capture-DR is performed, no Update-DR is allowed for the Poll operation. Since updates are disabled, polling can be accomplished by shifting in/out a single bit.

The Read operation initiates a read from the register addressed by the DRAddress. Reads can be initiated by shifting only 2 bits into the indirect register. After the read operation is initiated, polling of the Busy bit must be performed to determine when the operation is complete.

The write operation initiates a write of WriteData to the register addressed by DRAddress. Registers of any width up to 18 bits can be written. If the register to be written contains fewer than 18 bits, the data in WriteData should be left-justified, i.e. its MSB should occupy bit 17 above. This allows shorter registers to be written in fewer JTAG clock cycles. For example, an 8-bit register could be written by shifting only 10 bits. After a Write is initiated, the Busy bit should be polled to determine when the next operation can be initiated. The contents of the Instruction Register should not be altered while either a read or write operation is busy.

Outgoing data from the indirect Data Register has the following format:

| 19 | $18: 1$ | 0 |
| :---: | :---: | :---: |
| 0 | ReadData | Busy |

The Busy bit indicates that the current operation is not complete. It goes high when an operation is initiated and returns low when complete. Read and Write commands are ignored while Busy is high. In fact, if polling for Busy to be low will be followed by another read or write operation, JTAG writes of the next operation can be made while checking for Busy to be low. They will be ignored until Busy is read low, at which time the new operation will initiate. This bit is placed at bit 0 to allow polling by single-bit shifts. When waiting for a Read to complete and Busy is 0 , the following 18 bits can be shifted out to obtain the resulting data. ReadData is always right-justified. This allows registers shorter than 18 bits to be read using a reduced number of shifts. For example, the results from a byte-read requires 9 bit shifts (Busy +8 bits).

Figure 26.3. FLASHCON: JTAG Flash Control Register

| SFLE | WRMD2 | WRMD1 | WRMD0 | RDMD3 | RDMD2 | RDMD1 | RDMD0 00000000 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |

This register determines how the Flash interface logic will respond to reads and writes to the FLASHDAT Register.

Bit7: SFLE: Scratchpad Flash Memory Access Enable
When this bit is set, Flash reads and writes through the JTAG port are directed to the 128byte Scratchpad Flash sector. When SFLE is set to logic 1, Flash accesses out of the address range $0 \times 00-0 \times 7 \mathrm{~F}$ should not be attempted. Reads/Writes out of this range will yield undefined results.
0: Flash access from JTAG directed to the Program/Data Flash sector.
1: Flash access from JTAG directed to the Scratchpad sector.
Bits6-4: WRMD2-0: Write Mode Select Bits.
The Write Mode Select Bits control how the interface logic responds to writes to the FLASHDAT Register per the following values:
000: A FLASHDAT write replaces the data in the FLASHDAT register, but is otherwise ignored.
001: A FLASHDAT write initiates a write of FLASHDAT into the memory address by the FLASHADR register. FLASHADR is incremented by one when complete.
010: A FLASHDAT write initiates an erasure (sets all bytes to 0xFF) of the Flash page containing the address in FLASHADR. The data written must be 0xA5 for the erase to occur. FLASHADR is not affected. If FLASHADR $=0 \times 7 B F E-0 \times 7 B F F$, the entire user space will be erased (i.e. entire Flash memory except for Reserved area 0x7C00-0x7FFF).
(All other values for WRMD2-0 are reserved.)
Bits3-0: RDMD3-0: Read Mode Select Bits.
The Read Mode Select Bits control how the interface logic responds to reads to the FLASHDAT Register per the following values:
0000: A FLASHDAT read provides the data in the FLASHDAT register, but is otherwise ignored.
0001: A FLASHDAT read initiates a read of the byte addressed by the FLASHADR register if no operation is currently active. This mode is used for block reads.
0010: A FLASHDAT read initiates a read of the byte addressed by FLASHADR only if no operation is active and any data from a previous read has already been read from FLASHDAT. This mode allows single bytes to be read (or the last byte of a block) without initiating an extra read.
(All other values for RDMD3-0 are reserved.)

## C8051F060/1/2/3/4/5/6/7

Figure 26.5. FLASHADR: JTAG Flash Address Register


Figure 26.4. FLASHDAT: JTAG Flash Data Register


## C8051F060/1/2/3/4/5/6/7

### 26.3. Debug Support

Each MCU has on-chip JTAG and debug logic that provides non-intrusive, full speed, in-circuit debug support using the production part installed in the end application, via the four pin JTAG I/F. Silicon Labs' debug system supports inspection and modification of memory and registers, breakpoints, and single stepping. No additional target RAM, program memory, or communications channels are required. All the digital and analog peripherals are functional and work correctly (remain synchronized) while debugging. The Watchdog Timer (WDT) is disabled when the MCU is halted during single stepping or at a breakpoint.

The C8051F060DK is a development kit with all the hardware and software necessary to develop application code and perform in-circuit debug with each MCU in the C8051F06x family. Each kit includes development software for the PC, a Serial Adapter (for connection to JTAG) and a target application board with a C8051F060 installed. Serial cables and wall-mount power supply are also included.

C8051F060/1/2/3/4/5/6/7

## C8051F060/1/2/3/4/5/6/7

## Document Change List

## Revision 1.1 to Revision 1.2

- Added four part numbers: C8051F064, C8051F065, C8051F066, and C8051F067.
- Modified all sections to describe functionality of the four new parts.
- Revised and expanded Flash Chapter with clearer descriptions of Flash security features.
- UARTO Chapter, Section 22.3: "FEO in register SCONO" changed to "FE0 in register SSTAO".
- UARTO Chapter: Updated and clarified baud rate equations.
- Port I/O Chapter, Section 18.2: Added a note in text body that Port 4-7 registers are all on SFR Page F.
- Comparators Chapter: Updated Table 12.1 "Comparator Electrical Characteristics".
- CIP51 Chapter: Section 13.4.1: Added note regarding IDLE mode operation.
- ADC2 Chapter: AD2LJST bit removed from ADC2CF register description (AD2LJST is in the ADC2CN register).
- ADC2 Chapter: Updated Table 7.1 "ADC2 Electrical Characteristics" and Figure 7.2 "Temperature Sensor Transfer Function" with temperature sensor information.
- ADC0/ADC1 Chapter: Tracking/Conversion timing when ADnTM = 1 is shown in Figure 5.4 and Table 5.1. References to " 18 " or " 16 " SAR clocks of tracking were removed.
- DACs Chapter, Table 8.1 "DAC Electrical Characteristics": Changed "Gain Error" to "Full-Scale Error".
- SMBus Chapter, Figure 20.9 SMB0CR: Changed "1.125" to "1.125 * 10^6".
- PCA Chapter, Figure 25.12 PCAOCPMn: Bit 0 name changed to "ECCFn" (from incorrect "EECFn").
- JTAG Chapter, Figure 26.3 FLASHCON: Bit 7 description corrected. Bit 7 is SFLE, allowing access to the Scratchpad memory area.
- CAN Chapter: Added text "The CAN controller's clock ( $f_{\text {sys }}$, or CAN_CLK in the C_CAN User's Guide) is equal to the CIP-51 MCU's clock (SYSCLK)."
- Table 4.1 "Pin Descriptions", MONEN: Added text "Recommended configuration is to connect directly to VDD."
- Timers Chapter: All references to "DCEN" and "DECEN" corrected to "DCENn".
- Timers Chapter, Equation 24.1: Equation was corrected to "Fsq = Ftclk / (2*(65536-RCAPn))". This equation is valid for a timer counting up or down.
- Timers Chapter, Figure 24.14 TMRnCF: Corrected Bit 1 description. For square-wave output, CP/RLn $=0, \mathrm{C} / \mathrm{Tn}=0, \mathrm{TnOE}=1$.
- VREF Chapters: Added VREFPower Supply Current to VREF Electrical Characteristics Tables.
- PCA Chapter: Added Note about writing PCA0CPLn and PCA0CPHn to sections for SW Timer Mode, High-Speed Output Mode, Frequency Output Mode, 8-bit PWM Mode, and 16-bit PWM Mode.
- Oscillators Chapter, Table 15.1 "Internal Oscillator Electrical Characteristics": Updated typical supply current.
- Table 3.1 "Global DC Electrical Characteristics", Updated supply current numbers with additional characterization data.
- ADC0/ADC1 Chapter: Table 5.2 "ADC0 and ADC1 Electrical Characteristics", Updated supply current numbers with additional characterization data.
- ADC0/ADC1 Chapter: Table 5.3 "Voltage Reference 0 and 1 Electrical Characteristics", Updated Output Voltage numbers with characterization data.
Figure 4.3 "TQFP-100 Package Drawing", Added "L" Dimension.
Figure 4.6 "TQFP-64 Package Drawing", Added "L" Dimension.



IoT Portfolio www.silabs.com/loT

www.silabs.com/simplicity


Quality
www.silabs.com/quality


Support and Community community.silabs.com

## Disclaimer

Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

## Trademark Information

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISOmodem $®$, Precision32®, ProSLIC®, SiPHY®, USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.


Silicon Laboratories Inc.
400 West Cesar Chavez
Austin, TX 78701
USA

## Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

## Silicon Laboratories:

C8051F061-GQR C8051F062-GQR C8051F066-GQ C8051F062-GQ C8051F063-GQ C8051F065-GQ
C8051F064-GQ C8051F067-GQ C8051F060-GQ C8051F061-GQ C8051F066-GQR C8051F060-GQR C8051F063-
GQR C8051F064-GQR C8051F067-GQR C8051F065-GQR

